github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-22 14:12:07 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph
master
linux/drivers/gpu/drm/amd/include/asic_reg/dcn
History
Roman Li c096932fd4 drm/amd/display: Update underflow detection for DCN42 
[Why]
The DCN42 underflow detection functions in dcn42_optc.c use
OPTC_RSMU_UNDERFLOW register but the register offset definitions
were missing from dcn_4_2_0_offset.h and dcn42_resource.h.

[How]
Add missing register definitions.

Fixes: e56e3cff2a ("drm/amd/display: Sync dcn42 with DC 3.2.373")
Reviewed-by: Alex Hung <alex.hung@amd.com>
Signed-off-by: Roman Li <Roman.Li@amd.com>
Signed-off-by: Chuanyu Tseng <Chuanyu.Tseng@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2026-03-23 14:13:32 -04:00
..
dcn_1_0_offset.h
dcn_1_0_sh_mask.h drm/amd/display: Add HDMI_ACP_SEND register 2022-05-26 14:56:32 -04:00
dcn_2_1_0_offset.h
dcn_2_1_0_sh_mask.h drm/amd/display: Add HDMI_ACP_SEND register 2022-05-26 14:56:32 -04:00
dcn_2_0_1_offset.h drm/amdgpu: rename register headers to dcn_2_0_1 2024-12-10 10:37:34 -05:00
dcn_2_0_1_sh_mask.h drm/amdgpu: rename register headers to dcn_2_0_1 2024-12-10 10:37:34 -05:00
dcn_2_0_0_offset.h
dcn_2_0_0_sh_mask.h drm/amd/display: Add HDMI_ACP_SEND register 2022-05-26 14:56:32 -04:00
dcn_3_1_2_offset.h drm/amd/display: Add missing registers 2024-04-09 22:06:16 -04:00
dcn_3_1_2_sh_mask.h drm/amd/display: Add missing registers 2024-04-09 22:06:16 -04:00
dcn_3_1_4_offset.h drm/amdgpu: Add reg headers for DCN314 2022-07-13 20:57:04 -04:00
dcn_3_1_4_sh_mask.h drm/amdgpu: Add reg headers for DCN314 2022-07-13 20:57:04 -04:00
dcn_3_1_5_offset.h drm/amd/display: Add some missing HDMI registers for DCN3x 2024-04-26 17:22:42 -04:00
dcn_3_1_5_sh_mask.h drm/amd/display: Add some missing HDMI registers for DCN3x 2024-04-26 17:22:42 -04:00
dcn_3_1_6_offset.h drm/amd/include: Add missing registers/mask for DCN316 and 350 2024-01-29 15:34:33 -05:00
dcn_3_1_6_sh_mask.h drm/amd/include: Add missing registers/mask for DCN316 and 350 2024-01-29 15:34:33 -05:00
dcn_3_2_1_offset.h drm/amd/display: Add missing registers and offset 2024-03-20 13:38:13 -04:00
dcn_3_2_1_sh_mask.h drm/amd/display: Add missing registers and offset 2024-03-20 13:38:13 -04:00
dcn_3_2_0_offset.h drm/amd/display: Add missing registers 2024-04-09 22:06:16 -04:00
dcn_3_2_0_sh_mask.h drm/amd: Add DCN401 related register definitions 2024-04-26 17:23:08 -04:00
dcn_3_5_1_offset.h drm/amd: add register headers for DCN351 2024-03-04 15:59:07 -05:00
dcn_3_5_1_sh_mask.h drm/amd: add register headers for DCN351 2024-03-04 15:59:07 -05:00
dcn_3_5_0_offset.h drm/amd/include: Add missing registers/mask for DCN316 and 350 2024-01-29 15:34:33 -05:00
dcn_3_5_0_sh_mask.h drm/amd/include: Add missing registers/mask for DCN316 and 350 2024-01-29 15:34:33 -05:00
dcn_3_6_0_offset.h drm/amd/display: Add dcn36 register header files 2025-02-12 21:04:07 -05:00
dcn_3_6_0_sh_mask.h drm/amd/display: Add dcn36 register header files 2025-02-12 21:04:07 -05:00
dcn_3_0_1_offset.h drm/amdgpu: add vangogh asic header files (v2) 2020-10-05 15:14:02 -04:00
dcn_3_0_1_sh_mask.h drm/amd/display: Add missing registers for ACP 2022-07-05 16:10:28 -04:00
dcn_3_0_2_offset.h drm/amd: Add DCN401 related register definitions 2024-04-26 17:23:08 -04:00
dcn_3_0_2_sh_mask.h drm/amd: Add DCN401 related register definitions 2024-04-26 17:23:08 -04:00
dcn_3_0_3_offset.h drm/amd: Add DCN401 related register definitions 2024-04-26 17:23:08 -04:00
dcn_3_0_3_sh_mask.h drm/amd: Add DCN401 related register definitions 2024-04-26 17:23:08 -04:00
dcn_3_0_0_offset.h drm/amd: Add DCN401 related register definitions 2024-04-26 17:23:08 -04:00
dcn_3_0_0_sh_mask.h drm/amd: Add DCN401 related register definitions 2024-04-26 17:23:08 -04:00
dcn_4_1_0_offset.h drm/amd/display: Add some missing register headers for DCN401 2025-05-28 16:01:50 -04:00
dcn_4_1_0_sh_mask.h drm/amd/display: Add some missing register headers for DCN401 2025-05-28 16:01:50 -04:00
dcn_4_2_0_offset.h drm/amd/display: Update underflow detection for DCN42 2026-03-23 14:13:32 -04:00
dcn_4_2_0_sh_mask.h drm/amd/display: Sync dcn42 with DC 3.2.373 2026-03-11 13:58:07 -04:00