mirror of
https://github.com/torvalds/linux.git
synced 2026-05-26 16:12:59 +02:00
5a873d77ba
When timer interrupt arrives in guest kernel, guest kernel clears the timer interrupt and program timer with the next incoming event. During this stage, timer tick is -1 and timer interrupt status is disabled in ESTAT register. KVM hypervisor need write zero with timer tick register and wait timer interrupt injection from HW side, and then clear timer interrupt. So there is 2 cycle delay in KVM hypervisor to emulate such scenery, and the delay is unnecessary if there is no need to clear the timer interrupt. Here move 2 cycle delay into timer clear scenery and add timer ESTAT checking after delay, and set max timer expire value if timer interrupt does not arrive still. Cc: stable@vger.kernel.org Signed-off-by: Bibo Mao <maobibo@loongson.cn> Signed-off-by: Huacai Chen <chenhuacai@loongson.cn> |
||
|---|---|---|
| .. | ||
| intc | ||
| exit.c | ||
| interrupt.c | ||
| irqfd.c | ||
| Kconfig | ||
| main.c | ||
| Makefile | ||
| mmu.c | ||
| switch.S | ||
| timer.c | ||
| tlb.c | ||
| trace.h | ||
| vcpu.c | ||
| vm.c | ||