Each interrupt should be in its own cell. This is much more readable.
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
Link: https://lore.kernel.org/r/20230730111536.98164-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
- Add Clocked Serial Interface (CSI) support for the RZ/V2M SoC,
- Add PMIC, RTC, and PWM support for the RZ/G2L, RZ/G2LC, and RZ/V2L
SMARC EVK development boards,
- Add PWM (MTU3a) support for the RZ/G2UL and RZ/Five SoCs,
- Add External interrupt (INTC-EX) support for the R-Car S4-8 SoC,
- Add LED support for the Spider development board,
- Miscellaneous fixes and improvements.
-----BEGIN PGP SIGNATURE-----
iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCZMOojAAKCRCKwlD9ZEnx
cDCFAPsHgAfrHWFiL0x6AhhNOesqKAWvplGhosT0zArv7TNZtwEAq5QXAy3xFHS6
v9HA2cskx4OaGCDrdNqz7DBj30IyZQM=
=mRJ6
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmTXRWAACgkQYKtH/8kJ
UidYHg//YGa4bHI8SOS40hlTQ6exi4/aHMfqgolVDUjRSVPn/gu+7QLza3ErmSTW
lHdm4IlkSFTk9OZTbVpbcsFnrv5vC5edMDhoKuV4n2rtu9iiHdBk23NqG+C9CGmC
4eEVq3Q17jMetoCN2R8hijhqjVKoGC3VZqMfY7wI0GcVGJkBIi/jZRMqVFBI/D0L
uk732qm6NgVWi49ZM5P1D2klZOhgJNNvgDcTLaB0BsvkSSodQP2WiaztC8jFB5gh
Ti/ie6UCCEevMRrnYzUUfc4lSWUCfkJ3oLt2a8s9FxFKiZQf9+9rYZ3sVQEy+emI
U48ZuEzf+7VQ+00zC9tuqgtOdjevoxjfCUMdcVd+j3AkjWc+PDWLxd90CYCA4Psu
EVk2MR6DdgWJHq1CdynlPPbUoDFTlNKrZ/Mn/8km5goLefUsOFbhheazcVBkLPgR
a9KY1BY/fP2J/1AvCIh5co5WrTrA5E4BcenHRzRINEzF69mCdESjkWGHaHRNaFc+
4sFrJWfoHHjIgxfbPbqGhOQJYOWwftcUOjZxU+V7W1T3Ptc3Eq89BhSjANH5UA3y
uAXgepbDs3cUd+F3NtARmMsUCMB4t7bG7vma2LdDqbYg819qDcMoDhGPJECHAOT4
TOxS8Ve5iiT7w4MiImy9pAqZPKbjX/GRq2XdTHClhKkbbZoL+GQ=
=GODg
-----END PGP SIGNATURE-----
Merge tag 'renesas-dts-for-v6.6-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/dt
Renesas DTS updates for v6.6
- Add Clocked Serial Interface (CSI) support for the RZ/V2M SoC,
- Add PMIC, RTC, and PWM support for the RZ/G2L, RZ/G2LC, and RZ/V2L
SMARC EVK development boards,
- Add PWM (MTU3a) support for the RZ/G2UL and RZ/Five SoCs,
- Add External interrupt (INTC-EX) support for the R-Car S4-8 SoC,
- Add LED support for the Spider development board,
- Miscellaneous fixes and improvements.
* tag 'renesas-dts-for-v6.6-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
arm64: dts: renesas: spider-cpu: Add GP LEDs
arm64: dts: renesas: r8a779f0: Add INTC-EX node
arm64: dts: renesas: rzg2ul-smarc: Add support for enabling MTU3
arm64: dts: renesas: r9a07g043: Add MTU3a node
ARM dts: renesas: armadillo800eva: Switch to enable-gpios
arm64: dts: renesas: rzg2lc-smarc-som: Enable PMIC and built-in RTC
arm64: dts: renesas: rzg2lc-smarc-som: Add PHY interrupt support for ETH0
riscv: dts: renesas: Clean up dtbs_check W=1 warning due to empty phy node
arm64: dts: renesas: rzg2lc-smarc: Add support for enabling MTU3
arm64: dts: renesas: rzg2l-smarc: Add support for enabling MTU3
arm64: dts: renesas: Add missing space before {
ARM: dts: renesas: Add missing space before {
arm64: dts: renesas: Minor whitespace cleanup around '='
arm64: dts: renesas: rzg2l-smarc-som: Enable PMIC and built-in RTC
arm64: dts: renesas: r9a09g011: Add CSI nodes
arm64: dts: renesas: rzg2l: Fix txdv-skew-psec typos
arm64: dts: renesas: rzg2l: Update overfow/underflow IRQ names for MTU3 channels
Link: https://lore.kernel.org/r/cover.1690545144.git.geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
The majority of this is fixes all over the place for DT schema
validation warnings. However, there are also cleanups for some things in
DT and audio support is added on IGX Orin. Jetson Orin NX and Nano also
gain a new thermal trip point to help keep the device cool at moderate
loads.
-----BEGIN PGP SIGNATURE-----
iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmTDh6gTHHRyZWRpbmdA
bnZpZGlhLmNvbQAKCRDdI6zXfz6zoScQEACE+qavOgmAWl86a7+Nohl6UpdWG7gF
jeDLlz6sO2BpOofGkPdwZ2YDltTfgg6LqA+zE+4+g04CQaGKcMLmmNUBBfKrBRqj
CFPfflkD58POUwr4RTR4pL/YzoQ9LTf2tXO2RMpcRpkb8UHkUgtWuno+nTZLKsrd
XdSZOSa8C2ufV7C0d1pSXP6tAkROlfBvMD1g1oGrbqwsl2OJ/U6mA8+jkTUdhMlU
uLf20MeIqyGJ99jT6c1o8mO39Y4aEOhYshSUMFnGuuNfDhj2PoASophfhhLOB4ov
N/cp9UszinkR9fy+7snhxAVofKh2Wj5EJLma8H9IAE+27qEFOM30CAQ4ijoD1I4s
XsveGeT2n5aakX8xij90TKRB7r9TC0mgmTWAA3AATVj0GJf6lCqaxjhuOb+8aAqT
OBddwTmdyjds+zAO/ksDzqMATk36tJbG0v3ZcifrBkaH6j9G6z5hgpDWb5I3mJLN
4MwLlZPfn3qkt0SKcpdBko+m1tNXzhD56sQJhTO1jj0Vz1gEHdYHWY5V8YRPUWyA
5t8v0c5e4diV3rRChmFzzArkB2aLw7AO2+UwVq9ToKXwC3pUud+aIQZEU+glrfPx
jCjR6QDeXEQEF5ZPhGaxI9n4qMr/LUPWlRdNaebh+t+2kPy905QGRGvOmornAvmW
vstAWFP3mINKdg==
=dFJV
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmTXRSgACgkQYKtH/8kJ
Uic1vg//fdLvrTE1GWu/U2Uzgfz+/fudOmAuHamb6M2fFIZ4kDPGPN9a9+gsfHbl
mHXfmDVAk1NgmXqfUvA8NyLpfcqxNxXrwufyumHAdpvb6G0F8KYPXnLgYJbjkQFd
AbwSZBJlxn/+hJqdFo+WFwx9XUr4qjGY85C6qp4ZsL6kxPmo387AMkwHvWEpblOj
cu6Itqb9GqxphdJeKcA2YYS7fdpXgAg6DJ78R4CaT5QeO5X6Xp/4fNOSbpGHl3vV
pnUlXATRXcrVyU8ER7RNo53n1oXSUAARb7RBN1Nm2L9YTf8lZa4dDJ1p4l72Mmei
x2AcOP1tpFGUkxui8IIOeXzgJHwQJTJwfrDu1blYuwcO4KuSS+YNO58DIu+osQVZ
7lLm2cOAifK/tS//v8tmBALUTC/tiJmOD+9JzaTzehxKOR5jY9VL48kcHTxO3xKU
60XMseMy7MdrHu69zVNr3gVZALLQWHZU9JfEv3n5eX6m1eI6TSXF4iQK46aMJT9D
vKSb0fDqeWfJhfyof4ZTP1QFhvED1KRSrC7sRuY14yv3iOoy/pTM/V/5f5PdAMXk
0SvUwIzZW48lCbv6HABthYYvwPfx/m+Y+vpF6/CrF9l3XiRmRmPJFba6EkpVaUJ4
zvyfPSbcYzjwK4+x/gKi2JanfZ9mCJaTtNqLQEc0VQZBcIjFj8Y=
=JIHb
-----END PGP SIGNATURE-----
Merge tag 'tegra-for-6.6-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt
arm64: tegra: Device tree changes for v6.6-rc1
The majority of this is fixes all over the place for DT schema
validation warnings. However, there are also cleanups for some things in
DT and audio support is added on IGX Orin. Jetson Orin NX and Nano also
gain a new thermal trip point to help keep the device cool at moderate
loads.
* tag 'tegra-for-6.6-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: (22 commits)
arm64: tegra: Add blank lines for better readability
arm64: tegra: Remove {clock,reset}-names from VIC powergate
arm64: tegra: Drop incorrect maxim,disable-etr on Smaug
arm64: tegra: Add SPI device tree nodes for Tegra234
arm64: tegra: Enable UARTA and UARTE for Orin Nano
arm64: tegra: Add UARTE device tree node on Tegra234
arm64: tegra: Adapt to LP855X bindings changes
arm64: tegra: Add PCIe and DP 3.3V supplies
arm64: tegra: Add missing reset-names for Tegra HS UART
arm64: tegra: Remove current-speed for SBSA UART
arm64: tegra: smaug: Remove reg-shift for high-speed UART
arm64: tegra: Remove dmas and dma-names for debug UART
arm64: tegra: Add 35°C trip point for Jetson Orin NX/Nano
arm64: tegra: Remove duplicate PCI nodes
arm64: tegra: Sort PCI nodes correctly on Orin
arm64: tegra: Add audio support for IGX Orin
arm64: tegra: Update CPU OPP tables
arm64: tegra: Fix HSUART for Smaug
arm64: tegra: Fix HSUART for Jetson AGX Orin
arm64: tegra: Add missing alias for NVIDIA IGX Orin
...
Link: https://lore.kernel.org/r/20230728094129.3587109-4-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This contains various fixes for DT schema validation and the Pegatron
Chagall and Nexus 7 get specific compatible strings for the panels that
they use.
-----BEGIN PGP SIGNATURE-----
iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmTDhwkTHHRyZWRpbmdA
bnZpZGlhLmNvbQAKCRDdI6zXfz6zofviD/4l2XoKh1qmoEj1/enTKbyg3mYHT0qX
sKDIB0M7iu3u+4GxipKxKWK9ULtj9DAl4RPGSICBQQNtMQh3AKNLEkvjANJyVNMz
rk7PiT4Gbn1Y6kJU/0tm4KZMOn6Fbck3iX9ArPHdxkpaI9ybc7x/lpLNR9NeYlqA
gCP/HuqV+oVpfNZ5T6qi36qAaTutYmScX24G+blbwSm8VOiXHO1eWdLfiD0EMBOT
zcY7srHwakMIxWmrhFRD/XMJ5XEcys4DbJSEUGEnAtT3dOYrxZZ60hf2knTZWmFt
P3eq4vu+Gasyp4h62CYsP07Wog4lXg4PH2LiYBF27G5iHMimNzLRM2AuQWGPw1kx
hFa8x8wJ+z5/3Q9w5B0LO1vbmPeyzzAWIjcFbV/mTPAty6XGahTVnibYJlXwKNTX
OtSjygwLxJ43dwNwOpMIH/0Sq1A8WxOMrnsCqYMJlSypJjefDmtUv5KjpWdLOZiA
GWSq7rSJvyG6VKs+G9S/RFh3nNgcSRsUObBVEtwlt0QLoWgchO1WbkCqyxr6k5Fz
CBOiX/VWMTULbKWKf830Rm9hWJMGAC3MDXX7SMoDL9RyPTsFXePD7Pn03FXLUV9I
5o1qpCsMy6dcuQCPSacrZscXX5B/femb6zsSZnqhH9uEepzjGMrR/XhzQ/309ga3
SXrlu3zzkGVtFA==
=dNpN
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmTXRQMACgkQYKtH/8kJ
UifDEQ//Xj9/1XlGwiI1UqbXCmOX9DHfXgP+LaNmW0HpZSHEThJxc2BE9WOFDDd5
AiY/HPXH1zEJpmIdavPtvWy1HS7NSumFi5UoKeJko0GEQbui6TL8NfSItv0ja1g+
b+5y0+S+HvouRhjNfuCLukPpcFq5xPamJtWucNLf3Z3TgV73HuOVGMvdTDUbUVeG
i826QKvyhT/w/xm7lj6O/Uta2y70IoarP1rgty3321caDPTYgYjQRZC5kKbKS16u
WfsPpwOozxJr1Sj9kPShGCjA7Y9Mkq5RvDUmXR5Vnx6+5NQ5NFutQWE0N7Hkv+VK
Y5ZRLtaiedX5j7xmfQRhwUs0LvDMHG+yNF2n2v9MeKkfS8N1qybIbZYCTPOEgbPm
MoriZ/hIGZspjXY1axEloHwBrsDhZmVHn89cetMl58/QRkfW59M8o6/tU43RCkVR
CCbNo6yT4XmDOkZ0J1L1bqkVlZqAPJAEPJc4//S1U5QZfv7lIt7sInydvPrmv2Eo
dHnEg5/8MLp90FJDKE9t6Dz3LMso7I+n57HU7mJMN0g2yKHLfD7wEZfJtsMe6fMK
PMtaRADWLR3C3b2Z1L2QNplSAtQvViLSAp0qk36SPv8sIvQr9OwlPZG0bXxnA5zp
Itm17ShG7jz6cXXHeKmieJTQkzkpIN45ATf0ZaY/om38AN7oYo4=
=XilC
-----END PGP SIGNATURE-----
Merge tag 'tegra-for-6.6-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt
ARM: tegra: Device tree changes for v6.6-rc1
This contains various fixes for DT schema validation and the Pegatron
Chagall and Nexus 7 get specific compatible strings for the panels that
they use.
* tag 'tegra-for-6.6-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
ARM: tegra: Provide specific compatible string for Nexus 7 panel
ARM: tegra: Use Hannstar HSD101PWW2 on Pegatron Chagall
ARM: tegra: Reuse I2C3 for NVEC
ARM: tegra: Add missing reset-names for Tegra HS UART
ARM: tegra: Remove reset-names for UART devices
ARM: tegra: Remove dmas and dma-names for debug UART
Link: https://lore.kernel.org/r/20230728094129.3587109-3-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
A number of Tegra-specific bindings are converted to json-schema and the
reserved-memory and BPMP bindings get support for Tegra264.
-----BEGIN PGP SIGNATURE-----
iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmTDhrATHHRyZWRpbmdA
bnZpZGlhLmNvbQAKCRDdI6zXfz6zoWsVEAClCYKnvH/+BpQSvQ3zz2G8gx5RqSAj
f9q18xtrr9T1bRt0hzUo6DV7ozIAvHDlO0LCzFBs0qC0WGrDkqLTLjhghM8wTOPc
Yn/OegB66wlfh1SOAdhBjWu3NSQF1D+MSoBjQmM55XcS0rrgqLV8a/LAOhhxIorH
ds4CF9+jUzFMQ7CoCB6RTDXt+1zkwOfGaaDyJwVPsxQs7qq+0/rKo2Vxka9+xD7X
DFs82/iVc7aYGP8Jq5nQzgMhvqrsr7AHZZjtgVCM1KU4hjG9BpVPXfU0dieFRgbq
tiE//bnqORdgqud/mfJUpZYCDC7WP72UkkLRPmFQtYp+6BWnxotUZaPNy2Ac2cpJ
3feAlpP1MEZC0jcL6sKd1QfTN3iJ75r1fWIuUgNeXvyV7ljZ5f7FsM0OG0lJctzP
gGzIFN1tJcg/fx1ul6/CMKinKLGvTRh72ugeCMJq7zmtDweIz/h9E8M5mMmFR3vI
E32V3MFHFePxuSX+4BXbcqpMWzFQpUSgPoWJtor2xDf/Ze0DAdSXun7yrww2O4s2
pzttEcQqwzRgzTiOJewTcadEgIcJlAHIxVDteNxiiymJCmybvOH0o4QsNO20XQmV
sd6y92Cl7fwczYWbkrh6D/oe6vtprGgiKXciuIR3VHbvrRuk8ZxMXAdYd+UDXRsD
TzF/HTfV5UuyrQ==
=DVAr
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmTXRLcACgkQYKtH/8kJ
UifJGA/+N0AfU91GScXjCTkvD49cAsn03SbxfMhpoQUW7mTNhJvNSgicv29TIXYH
awlKAVX1SwizXGWIK7oDyVahoe60xZ6ZRSXXLSyJWhBPpwSKevGSgYqBAuEaVWju
sy/es4ruzrGatdxfdnEBS+VHF8WYcT+pvTcvkGe0tXv3fJ3KN2AP6S/7Ga1Gej9+
PKkMFxiPlDNHFAMUZP9Qn3SqAYCqyx79Fk+YMtrfgrp4jNhVsrCBFz8pqy8Oeou9
JXvNQUjZ4eN3NS7Zi053O0hVaPPY9RL6jAEhnm/KcHXUkXpfNI7VK2Z3VoDo5Ke+
19L/RgMRPlRmtxRJ5KRgCwF+fJBxa3SEhyWn2pYAknAt1QkaaccFKk6UzT/ZBVK1
av6i3N9GE60nP+JP8kcz7YDIe6OrL2P1WodJY2cUaxD4bs5IY/TWS1yjSgBQQA7s
9YV9waoFE4LWLrrDmbCQ13E2MjNHanny6On1yYkDI/tw77dVd717KsKnQ4aEZypE
PrbFa1UL0CI1+NkOJYAOBFZFfecpLCYejqavvpkuhYgiOeVZ8bxUo7vbYd7k8un1
zTaHL5OSkLL80/Thffq5A2JMXATL2oIbO5qlDpAJprfKGPVdMy/vp2BFLaeH70J8
+nfiL6Ok+Zl5GkympzCv/8+4MQazHGvRjsp1EodgnT1PawnipVk=
=/YKJ
-----END PGP SIGNATURE-----
Merge tag 'tegra-for-6.6-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt
dt-bindings: Changes for v6.6-rc1
A number of Tegra-specific bindings are converted to json-schema and the
reserved-memory and BPMP bindings get support for Tegra264.
* tag 'tegra-for-6.6-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
dt-bindings: firmware: Add support for tegra186-bpmp DRAM MRQ GSCs
dt-bindings: reserved-memory: Add support for DRAM MRQ GSCs
dt-bindings: thermal: tegra: Convert to json-schema
dt-bindings: arm: tegra: nvec: Convert to json-schema
dt-bindings: clock: tegra: Document Tegra132 compatible
dt-bindings: cpu: Document NVIDIA Tegra186 CCPLEX cluster
dt-bindings: serial: tegra-hsuart: Convert to json-schema
dt-bindings: arm: tegra: ahb: Convert to json-schema
dt-bindings: arm: tegra: flowctrl: Convert to json-schema
Link: https://lore.kernel.org/r/20230728094129.3587109-2-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Remove duplicated DTC_FLAGS_<board> := -@ entries which intends to enable
the building of device tree overlays.
Commit 724ba67515 ("ARM: dts: Move .dts files to vendor sub-directories")
added those entries at the beginning of file w/o removing the already
available entries spread though file.
Acked-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20230721053918.33944-1-claudiu.beznea@tuxon.dev
Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
Without this change the KSZ9477 Evaluation board's Linux (v6.5-rc1) shows
following device warning:
'ksz-switch spi1.0: Port 5 interpreting RGMII delay settings based on "phy-mode" property, please update device tree to specify "rx-internal-delay-ps" and "tx-internal-delay-ps"'
This is not critical, as KSZ driver by itself assigns default value of
tx delay to 2000 ps (as 'rgmii-txid' is set as PHY mode).
However, to avoid extra warnings in logs - the missing 'tx-internal-delay-ps'
has been specified with the default value of 2000 ps.
Signed-off-by: Lukasz Majewski <lukma@denx.de>
Link: https://lore.kernel.org/r/20230727080656.3828397-1-lukma@denx.de
Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
Without this change the KSZ9477-EVB board hangs just after passing
execution flow from u-boot to Linux kernel.
This code has been copied from at91-sama5d3_xplained.dts.
Test setup: Linux 6.5-rc1
Config: arch/arm/configs/sama5_defconfig
Toolchain: gcc-linaro-7.3.1-2018.05-x86_64_arm-linux-gnueabi
Signed-off-by: Lukasz Majewski <lukma@denx.de>
Link: https://lore.kernel.org/r/20230712152111.3756211-1-lukma@denx.de
Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
The defined value for "status" is "disabled", not "disable".
Signed-off-by: Rob Herring <robh@kernel.org>
Acked-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20230626221010.3946263-1-robh@kernel.org
Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
The DTS code coding style expects exactly one space before and after '='
sign.
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Steen Hegelund <Steen.Hegelund@microchip.com>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20230702185108.43959-1-krzysztof.kozlowski@linaro.org
[claudiu.beznea: added link]
Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
panel-lvds alone is not a valid compatible string and we always need a
specific compatible string as well. Nexus 7 can come with one of (at
least) two panels, so pick one of them as the specific compatible
string.
Signed-off-by: Thierry Reding <treding@nvidia.com>
The LVDS bindings require a specific compatible string in addition to
the generic "panel-lvds". Add the HannStar HSD101PWW2 which is used on
a similar device (ASUS TF201) and seems to work fine with slightly
modified timings in DT.
Suggested-by: Svyatoslav Ryhel <clamor95@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Instead of duplicating the I2C3 node and adding NVEC specific
properties, reuse the I2C3 node, extend it with NVEC specific properties
and drop properties that are not needed by NVEC. This results in a DTB
that is a bit cleaner and avoids accidentally using I2C3 and NVEC which
would have them fight over the same hardware resources.
Signed-off-by: Thierry Reding <treding@nvidia.com>
According to the device tree bindings, the powergate definition nodes
don't contain clock-names and reset-names properties, so remove them.
Signed-off-by: Thierry Reding <treding@nvidia.com>
There is no "maxim,disable-etr" property (but there is
maxim,enable-etr), neither in the bindings nor in the Linux driver:
tegra210-smaug.dtb: regulator@1c: Unevaluated properties are not allowed ('maxim,disable-etr' was unexpected)
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Diogo Ivo <diogo.ivo@tecnico.ulisboa.pt>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Create the device tree nodes for the SPI1, SPI2 and SPI3 controllers
found on Tegra234.
Signed-off-by: Gautham Srinivasan <gauthams@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Activate UARTA and UARTE functionalities for Orin Nano.
- UARTA is accessible via the 40-pin header with pin 8 and 10 (TX/RX)
- UARTE utilizes the M2.E connector
Signed-off-by: Gautham Srinivasan <gauthams@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit adds the device tree node for UARTE on Tegra234.
Signed-off-by: Gautham Srinivasan <gauthams@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Describe the two General Purpose LEDs LED7 and LED8 on the Spider CPU
board, so they can be used as indicator LEDs.
Note that General Purpose LEDs LED9 to LED11 are not added, as they are
connected to GPIO block 4, which can only be accessed from the Control
Domain.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Tested-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>
Reviewed-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>
Reviewed-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Tested-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Link: https://lore.kernel.org/r/fdaf6c700b624851039a60733c7f73a413c6d2c5.1690447094.git.geert+renesas@glider.be
Add support for PMOD_MTU3 macro to enable MTU3 node on RZ/G2UL SMARC
EVK.
The MTU3a PWM pins on PMOD0 are muxed with SPI1. Disable SPI1, when
PMOD_MTU3 macro is enabled.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230727081848.100834-6-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
The recommended name for enable GPIOs property in regulator-gpio is
"enable-gpios". This is also required by bindings:
r8a7740-armadillo800eva.dtb: regulator-vccq-sdhi0: Unevaluated properties are not allowed ('enable-gpio' was unexpected)
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230726070241.103545-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Change underscores in ROM node names to dashes, and remove deprecated
pwm-period property.
Signed-off-by: Artur Weber <aweber.kernel@gmail.com>
Reviewed-by: Daniel Thompson <daniel.thompson@linaro.org>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Add the 3.3V supplies for PCIe C1 controller and Display Port controller
for the NVIDIA IGX Orin platform.
Signed-off-by: Shubhi Garg <shgarg@nvidia.com>
Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
The device tree bindings for the Tegra high-speed UART require the
reset-names property, so add it whenever the compatible string for the
serial port is overwritten.
Signed-off-by: Thierry Reding <treding@nvidia.com>
The debug UART doesn't support DMA and the DT bindings prohibit the use
of the dmas and dma-names properties for it, so remove them.
Signed-off-by: Thierry Reding <treding@nvidia.com>
It turns out that these devices can get quite hot to the touch with the
standard cooling configuration, so add another trip point at 35°C along
with a cooling map to help keep the system reasonably cool at very low
system load.
Reviewed-by: Yi-Wei Wang <yiweiw@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
The PCI nodes for Jetson Orin NX are already defined at the carrier
board level, so the duplicates can be dropped at the platform level.
Signed-off-by: Thierry Reding <treding@nvidia.com>
Add audio support for the NVIDIA IGX Orin development kit having P3701
module with P3740 carrier board.
Move the common device-tree nodes to a new file tegra234-p3701.dtsi and
use this for Jetson AGX Orin and NVIDIA IGX Orin platforms
Signed-off-by: Mohan Kumar <mkumard@nvidia.com>
[treding@nvidia.com: properly sort nodes]
Signed-off-by: Thierry Reding <treding@nvidia.com>
Add memory-region property to the tegra186-bpmp binding to support
DRAM MRQ GSCs.
Co-developed-by: Stefan Kristiansson <stefank@nvidia.com>
Signed-off-by: Stefan Kristiansson <stefank@nvidia.com>
Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Add bindings for DRAM MRQ GSC support.
Co-developed-by: Stefan Kristiansson <stefank@nvidia.com>
Signed-off-by: Stefan Kristiansson <stefank@nvidia.com>
Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Convert the Tegra thermal bindings from the free-form text format to
json-schema.
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Convert the NVIDIA embedded controller bindings from the free-form text
format to json-schema.
Acked-by: Marc Dietrich <marvin24@gmx.de>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Thierry Reding <treding@nvidia.com>
The Tegra132 clock and reset controller is largely compatible with the
version found on Tegra124 but it does have slight differences in what
clocks it exposes, so a separate compatible string is needed.
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Thierry Reding <treding@nvidia.com>
The PHY interrupt (INT_N) pin is connected to IRQ0 for ETH0.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230712151153.81965-1-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
dtbs_check w/ W=1 complains:
Warning (unit_address_vs_reg): /soc/ethernet@11c20000/ethernet-phy@7: node has a unit name, but no reg or ranges property
Warning (avoid_unnecessary_addr_size): /soc/ethernet@11c20000: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property
The ethernet@11c20000 node is guarded by an `#if (!SW_ET0_EN_N)` in
rzg2ul-smarc-som.dtsi, where the phy child node is added. In
rzfive-smarc-som.dtsi, the ethernet node is marked disabled & the
interrupt properties are deleted from the phy child node. As a result,
the produced dts looks like:
ethernet@11c20000 {
compatible = "renesas,r9a07g043-gbeth",
"renesas,rzg2l-gbeth";
/* snip */
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
ethernet-phy@7 {
};
};
Adding a corresponding `#if (!SW_ET0_EN_N)` around the node in
rzfive-smarc-som.dtsi avoids the complaint, as the empty child node is
not added:
ethernet@11c20000 {
compatible = "renesas,r9a07g043-gbeth",
"renesas,rzg2l-gbeth";
/* snip */
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230712-squealer-walmart-9587342ddec1@wendy
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Add support for PMOD_MTU3 macro to enable MTU3 node on RZ/G2LC SMARC
EVK.
The MTU3a PWM pins on PMOD0 are muxed with SPI1. Disable SPI1, when
PMOD_MTU3 macro is enabled.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230707155849.86649-1-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Add support for PMOD_MTU3 macro to enable MTU3 node on RZ/{G2,V2}L SMARC
EVK.
The MTU3a PWM pins are muxed with spi1 pins and counter external input
phase clock pins are muxed with scif2 pins. Disable these IPs when
PMOD_MTU3 macro is enabled.
Apart from this, the counter Z phase clock signal is muxed with the
SDHI1 cd signal. So disable SDHI1 IP, when the counter Z phase signal
is enabled.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230706153047.368993-1-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
The DTS code coding style expects exactly one space before and after '='
sign.
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230702185252.44462-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
