github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-30 10:04:04 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: mediatek: mt7981b-openwrt-one: Enable Ethernet

Browse Source 
Enable the Ethernet subsystem on OpenWrt One board with dual-MAC
configuration:
- GMAC0: Connected to external Airoha EN8811H 2.5GbE PHY via SGMII
  (2500base-x mode) for WAN connectivity with LED indicators
- GMAC1: Connected to internal MT7981 1GbE PHY (GMII mode) for LAN

Ethernet aliases are defined to provide consistent network interface
naming (ethernet0 = LAN, ethernet1 = WAN).

Signed-off-by: Sjoerd Simons <sjoerd@collabora.com>
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
This commit is contained in:
Sjoerd Simons 2025-12-23 13:37:55 +01:00 committed by AngeloGioacchino Del Regno
parent 9846a8c603
commit ecc68d72b5
No known key found for this signature in database
GPG Key ID: 9A3604CFAD978478
1 changed files with 58 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

58
arch/arm64/boot/dts/mediatek/mt7981b-openwrt-one.dts
View File

@ -12,6 +12,8 @@ / {
model = "OpenWrt One";
aliases {
ethernet0 = &gmac1;
ethernet1 = &gmac0;
serial0 = &uart0;
};
@ -87,6 +89,58 @@ reg_5v: regulator-5v {
};
};
&eth {
status = "okay";
/* WAN interface */
gmac0: mac@0 {
compatible = "mediatek,eth-mac";
reg = <0>;
nvmem-cells = <&wan_factory_mac 0>;
nvmem-cell-names = "mac-address";
phy-mode = "2500base-x";
phy-handle = <&phy15>;
};
/* LAN interface */
gmac1: mac@1 {
compatible = "mediatek,eth-mac";
reg = <1>;
phy-mode = "gmii";
phy-handle = <&int_gbe_phy>;
};
};
&mdio_bus {
phy15: ethernet-phy@f {
compatible = "ethernet-phy-id03a2.a411";
reg = <0xf>;
interrupt-parent = <&pio>;
interrupts = <38 IRQ_TYPE_LEVEL_LOW>;
reset-gpios = <&pio 39 GPIO_ACTIVE_LOW>;
reset-assert-us = <10000>;
reset-deassert-us = <20000>;
airoha,pnswap-rx;
leds {
#address-cells = <1>;
#size-cells = <0>;
led@0 {
reg = <0>;
function = LED_FUNCTION_WAN;
color = <LED_COLOR_ID_AMBER>;
};
led@1 {
reg = <1>;
function = LED_FUNCTION_WAN;
color = <LED_COLOR_ID_GREEN>;
};
};
};
};
&pcie {
pinctrl-names = "default";
pinctrl-0 = <&pcie_pins>;
@ -191,6 +245,10 @@ partition@180000 {
};
};
&sgmiisys0 {
mediatek,pnswap;
};
&uart0 {
status = "okay";
};