mirror of
https://github.com/torvalds/linux.git
synced 2026-09-24 06:24:02 +02:00
arm64: Remove hidden bitfields from cpu-feature-registers.rst
We currently have a visibility column in the tables for the registers in cpu-feature-registers.rst but this is always "y" for every register other than ID_AA64PFR0_EL1. Given that the documentation of the full set of bitfields is readily available in the architecture documentation it is redundant for us to explicitly document things we don't advertise, and the kernel documentation will inevitably lag the architecture. Just remove the visibility column and hidden bitfields. Signed-off-by: Mark Brown <broonie@kernel.org> Signed-off-by: Will Deacon <will@kernel.org>
This commit is contained in:
Mark Brown
Will Deacon
parent
21a2ca869e
commit
bc7f7ddc64
|
|
@ -115,355 +115,343 @@ infrastructure:
|
||||||
|
|
||||||
ID_AA64FPFR0_EL1 - Floating Point feature ID register 0
|
ID_AA64FPFR0_EL1 - Floating Point feature ID register 0
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F8CVT | [31] | y |
|
| F8CVT | [31] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F8FMA | [30] | y |
|
| F8FMA | [30] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F8DP4 | [29] | y |
|
| F8DP4 | [29] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F8DP2 | [28] | y |
|
| F8DP2 | [28] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F8MM8 | [27] | y |
|
| F8MM8 | [27] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F8MM4 | [26] | y |
|
| F8MM4 | [26] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F16MM2 | [15] | y |
|
| F16MM2 | [15] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F8E4M3 | [1] | y |
|
| F8E4M3 | [1] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F8E5M2 | [0] | y |
|
| F8E5M2 | [0] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64ISAR0_EL1 - Instruction Set Attribute Register 0
|
ID_AA64ISAR0_EL1 - Instruction Set Attribute Register 0
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| RNDR | [63-60] | y |
|
| RNDR | [63-60] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| TS | [55-52] | y |
|
| TS | [55-52] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| FHM | [51-48] | y |
|
| FHM | [51-48] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| DP | [47-44] | y |
|
| DP | [47-44] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SM4 | [43-40] | y |
|
| SM4 | [43-40] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SM3 | [39-36] | y |
|
| SM3 | [39-36] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SHA3 | [35-32] | y |
|
| SHA3 | [35-32] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| RDM | [31-28] | y |
|
| RDM | [31-28] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| ATOMICS | [23-20] | y |
|
| ATOMICS | [23-20] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| CRC32 | [19-16] | y |
|
| CRC32 | [19-16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SHA2 | [15-12] | y |
|
| SHA2 | [15-12] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SHA1 | [11-8] | y |
|
| SHA1 | [11-8] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| AES | [7-4] | y |
|
| AES | [7-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+---------+
|
||||||
|
|
||||||
|
|
||||||
ID_AA64ISAR1_EL1 - Instruction set attribute register 1
|
ID_AA64ISAR1_EL1 - Instruction set attribute register 1
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| LS64 | [63-60] | y |
|
| LS64 | [63-60] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| I8MM | [55-52] | y |
|
| I8MM | [55-52] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| DGH | [51-48] | y |
|
| DGH | [51-48] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| BF16 | [47-44] | y |
|
| BF16 | [47-44] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SB | [39-36] | y |
|
| SB | [39-36] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| FRINTTS | [35-32] | y |
|
| FRINTTS | [35-32] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| GPI | [31-28] | y |
|
| GPI | [31-28] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| GPA | [27-24] | y |
|
| GPA | [27-24] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| LRCPC | [23-20] | y |
|
| LRCPC | [23-20] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| FCMA | [19-16] | y |
|
| FCMA | [19-16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| JSCVT | [15-12] | y |
|
| JSCVT | [15-12] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| API | [11-8] | y |
|
| API | [11-8] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| APA | [7-4] | y |
|
| APA | [7-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| DPB | [3-0] | y |
|
| DPB | [3-0] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64ISAR2_EL1 - Instruction set attribute register 2
|
ID_AA64ISAR2_EL1 - Instruction set attribute register 2
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| LUT | [59-56] | y |
|
| LUT | [59-56] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| CSSC | [55-52] | y |
|
| CSSC | [55-52] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| RPRFM | [51-48] | y |
|
| RPRFM | [51-48] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| BC | [23-20] | y |
|
| BC | [23-20] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| MOPS | [19-16] | y |
|
| MOPS | [19-16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| APA3 | [15-12] | y |
|
| APA3 | [15-12] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| GPA3 | [11-8] | y |
|
| GPA3 | [11-8] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| RPRES | [7-4] | y |
|
| RPRES | [7-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| WFXT | [3-0] | y |
|
| WFXT | [3-0] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64ISAR3_EL1 - Instruction set attribute register 3
|
ID_AA64ISAR3_EL1 - Instruction set attribute register 3
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| FPRCVT | [31-28] | y |
|
| FPRCVT | [31-28] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| LSFE | [19-16] | y |
|
| LSFE | [19-16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| FAMINMAX | [7-4] | y |
|
| FAMINMAX | [7-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64MMFR0_EL1 - Memory model feature register 0
|
ID_AA64MMFR0_EL1 - Memory model feature register 0
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| ECV | [63-60] | y |
|
| ECV | [63-60] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64MMFR1_EL1 - Memory model feature register 1
|
ID_AA64MMFR1_EL1 - Memory model feature register 1
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| AFP | [47-44] | y |
|
| AFP | [47-44] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64MMFR2_EL1 - Memory model feature register 2
|
ID_AA64MMFR2_EL1 - Memory model feature register 2
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| AT | [35-32] | y |
|
| AT | [35-32] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64MMFR3_EL1 - Memory model feature register 3
|
ID_AA64MMFR3_EL1 - Memory model feature register 3
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| S1POE | [19-16] | y |
|
| S1POE | [19-16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64PFR0_EL1 - Processor Feature Register 0
|
ID_AA64PFR0_EL1 - Processor Feature Register 0
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| DIT | [51-48] | y |
|
| DIT | [51-48] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| MPAM | [43-40] | n |
|
| SVE | [35-32] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SVE | [35-32] | y |
|
| AdvSIMD | [23-20] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| GIC | [27-24] | n |
|
| FP | [19-16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| AdvSIMD | [23-20] | y |
|
|
||||||
+------------------------------+---------+---------+
|
|
||||||
| FP | [19-16] | y |
|
|
||||||
+------------------------------+---------+---------+
|
|
||||||
| EL3 | [15-12] | n |
|
|
||||||
+------------------------------+---------+---------+
|
|
||||||
| EL2 | [11-8] | n |
|
|
||||||
+------------------------------+---------+---------+
|
|
||||||
| EL1 | [7-4] | n |
|
|
||||||
+------------------------------+---------+---------+
|
|
||||||
| EL0 | [3-0] | n |
|
|
||||||
+------------------------------+---------+---------+
|
|
||||||
|
|
||||||
|
|
||||||
ID_AA64PFR1_EL1 - Processor Feature Register 1
|
ID_AA64PFR1_EL1 - Processor Feature Register 1
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| GCS | [47-44] | y |
|
| GCS | [47-44] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SME | [27-24] | y |
|
| SME | [27-24] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| MTE | [11-8] | y |
|
| MTE | [11-8] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SSBS | [7-4] | y |
|
| SSBS | [7-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| BT | [3-0] | y |
|
| BT | [3-0] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64PFR2_EL1 - Processor Feature Register 2
|
ID_AA64PFR2_EL1 - Processor Feature Register 2
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| FPMR | [35-32] | y |
|
| FPMR | [35-32] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| MTEFAR | [11-8] | y |
|
| MTEFAR | [11-8] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| MTESTOREONLY | [7-4] | y |
|
| MTESTOREONLY | [7-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64SMFR0_EL1 - SME feature ID register 0
|
ID_AA64SMFR0_EL1 - SME feature ID register 0
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| FA64 | [63] | y |
|
| FA64 | [63] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| LUT6 | [61] | y |
|
| LUT6 | [61] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| LUTv2 | [60] | y |
|
| LUTv2 | [60] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SMEver | [59-56] | y |
|
| SMEver | [59-56] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| I16I64 | [55-52] | y |
|
| I16I64 | [55-52] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F64F64 | [48] | y |
|
| F64F64 | [48] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| I16I32 | [47-44] | y |
|
| I16I32 | [47-44] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| B16B16 | [43] | y |
|
| B16B16 | [43] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F16F16 | [42] | y |
|
| F16F16 | [42] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F8F16 | [41] | y |
|
| F8F16 | [41] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F8F32 | [40] | y |
|
| F8F32 | [40] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| I8I32 | [39-36] | y |
|
| I8I32 | [39-36] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F16F32 | [35] | y |
|
| F16F32 | [35] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| B16F32 | [34] | y |
|
| B16F32 | [34] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| BI32I32 | [33] | y |
|
| BI32I32 | [33] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F32F32 | [32] | y |
|
| F32F32 | [32] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SF8FMA | [30] | y |
|
| SF8FMA | [30] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SF8DP4 | [29] | y |
|
| SF8DP4 | [29] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SF8DP2 | [28] | y |
|
| SF8DP2 | [28] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SBitPerm | [25] | y |
|
| SBitPerm | [25] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| AES | [24] | y |
|
| AES | [24] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SFEXPA | [23] | y |
|
| SFEXPA | [23] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| STMOP | [16] | y |
|
| STMOP | [16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SMOP4 | [0] | y |
|
| SMOP4 | [0] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_AA64ZFR0_EL1 - SVE feature ID register 0
|
ID_AA64ZFR0_EL1 - SVE feature ID register 0
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F64MM | [59-56] | y |
|
| F64MM | [59-56] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F32MM | [55-52] | y |
|
| F32MM | [55-52] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| F16MM | [51-48] | y |
|
| F16MM | [51-48] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| I8MM | [47-44] | y |
|
| I8MM | [47-44] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SM4 | [43-40] | y |
|
| SM4 | [43-40] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SHA3 | [35-32] | y |
|
| SHA3 | [35-32] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| B16B16 | [27-24] | y |
|
| B16B16 | [27-24] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| BF16 | [23-20] | y |
|
| BF16 | [23-20] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| BitPerm | [19-16] | y |
|
| BitPerm | [19-16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| EltPerm | [15-12] | y |
|
| EltPerm | [15-12] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| AES | [7-4] | y |
|
| AES | [7-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SVEVer | [3-0] | y |
|
| SVEVer | [3-0] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_ISAR5_EL1 - AArch32 Instruction Set Attribute Register 5
|
ID_ISAR5_EL1 - AArch32 Instruction Set Attribute Register 5
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| CRC32 | [19-16] | y |
|
| CRC32 | [19-16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SHA2 | [15-12] | y |
|
| SHA2 | [15-12] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SHA1 | [11-8] | y |
|
| SHA1 | [11-8] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| AES | [7-4] | y |
|
| AES | [7-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_ISAR6_EL1 - AArch32 Instruction Set Attribute Register 6
|
ID_ISAR6_EL1 - AArch32 Instruction Set Attribute Register 6
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| I8MM | [27-24] | y |
|
| I8MM | [27-24] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| BF16 | [23-20] | y |
|
| BF16 | [23-20] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SB | [15-12] | y |
|
| SB | [15-12] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| FHM | [11-8] | y |
|
| FHM | [11-8] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| DP | [7-4] | y |
|
| DP | [7-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
ID_PFR2_EL1 - AArch32 Processor Feature Register 2
|
ID_PFR2_EL1 - AArch32 Processor Feature Register 2
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SSBS | [7-4] | y |
|
| SSBS | [7-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
MIDR_EL1 - Main ID Register
|
MIDR_EL1 - Main ID Register
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Implementer | [31-24] | y |
|
| Implementer | [31-24] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Variant | [23-20] | y |
|
| Variant | [23-20] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Architecture | [19-16] | y |
|
| Architecture | [19-16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| PartNum | [15-4] | y |
|
| PartNum | [15-4] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Revision | [3-0] | y |
|
| Revision | [3-0] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
NOTE: The 'visible' fields of MIDR_EL1 will contain the value
|
NOTE: The 'visible' fields of MIDR_EL1 will contain the value
|
||||||
as available on the CPU where it is fetched and is not a system
|
as available on the CPU where it is fetched and is not a system
|
||||||
|
|
@ -471,29 +459,29 @@ infrastructure:
|
||||||
|
|
||||||
MVFR0_EL1 - AArch32 Media and VFP Feature Register 0
|
MVFR0_EL1 - AArch32 Media and VFP Feature Register 0
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| FPDP | [11-8] | y |
|
| FPDP | [11-8] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
MVFR1_EL1 - AArch32 Media and VFP Feature Register 1
|
MVFR1_EL1 - AArch32 Media and VFP Feature Register 1
|
||||||
|
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| Name | bits | visible |
|
| Name | bits |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SIMDFMAC | [31-28] | y |
|
| SIMDFMAC | [31-28] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| FPHP | [27-24] | y |
|
| FPHP | [27-24] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SIMDHP | [23-20] | y |
|
| SIMDHP | [23-20] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SIMDSP | [19-16] | y |
|
| SIMDSP | [19-16] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SIMDInt | [15-12] | y |
|
| SIMDInt | [15-12] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
| SIMDLS | [11-8] | y |
|
| SIMDLS | [11-8] |
|
||||||
+------------------------------+---------+---------+
|
+------------------------------+---------+
|
||||||
|
|
||||||
|
|
||||||
Appendix I: Example
|
Appendix I: Example
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue
Block a user