github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-10-14 20:04:03 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: ls208xa: describe the Lynx 10G SerDes blocks

Browse Source 
Describe the two Lynx 10G SerDes blocks and their associated lanes found
on the LS208xA SoC. The nodes are left disabled at the SoC level; board
DTs will enable them once there are consumers.

Signed-off-by: Vladimir Oltean <vladimir.oltean@nxp.com>
Signed-off-by: Ioana Ciornei <ioana.ciornei@nxp.com>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
This commit is contained in:
Vladimir Oltean 2026-07-17 15:06:34 +03:00 committed by Frank Li
parent 65121d706e
commit 9eb4d23834
1 changed files with 98 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

98
arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi
View File

@ -280,6 +280,104 @@ sfp: efuse@1e80000 {
clock-names = "sfp";
};
serdes1: phy@1ea0000 {
compatible = "fsl,ls2088a-serdes1";
reg = <0x00 0x1ea0000 0x0 0x2000>;
#address-cells = <1>;
#size-cells = <0>;
#phy-cells = <1>;
status = "disabled";
serdes1_lane_a: phy@0 {
reg = <0>;
#phy-cells = <0>;
};
serdes1_lane_b: phy@1 {
reg = <1>;
#phy-cells = <0>;
};
serdes1_lane_c: phy@2 {
reg = <2>;
#phy-cells = <0>;
};
serdes1_lane_d: phy@3 {
reg = <3>;
#phy-cells = <0>;
};
serdes1_lane_e: phy@4 {
reg = <4>;
#phy-cells = <0>;
};
serdes1_lane_f: phy@5 {
reg = <5>;
#phy-cells = <0>;
};
serdes1_lane_g: phy@6 {
reg = <6>;
#phy-cells = <0>;
};
serdes1_lane_h: phy@7 {
reg = <7>;
#phy-cells = <0>;
};
};
serdes2: phy@1eb0000 {
compatible = "fsl,ls2088a-serdes2";
reg = <0x00 0x1eb0000 0x0 0x2000>;
#address-cells = <1>;
#size-cells = <0>;
#phy-cells = <1>;
status = "disabled";
serdes2_lane_a: phy@0 {
reg = <0>;
#phy-cells = <0>;
};
serdes2_lane_b: phy@1 {
reg = <1>;
#phy-cells = <0>;
};
serdes2_lane_c: phy@2 {
reg = <2>;
#phy-cells = <0>;
};
serdes2_lane_d: phy@3 {
reg = <3>;
#phy-cells = <0>;
};
serdes2_lane_e: phy@4 {
reg = <4>;
#phy-cells = <0>;
};
serdes2_lane_f: phy@5 {
reg = <5>;
#phy-cells = <0>;
};
serdes2_lane_g: phy@6 {
reg = <6>;
#phy-cells = <0>;
};
serdes2_lane_h: phy@7 {
reg = <7>;
#phy-cells = <0>;
};
};
isc: syscon@1f70000 {
compatible = "fsl,ls2080a-isc", "syscon";
reg = <0x0 0x1f70000 0x0 0x10000>;