mirror of
https://github.com/torvalds/linux.git
synced 2026-05-27 16:44:58 +02:00
drm: renesas: rz-du: mipi_dsi: Add dphy_late_init() callback for RZ/V2H(P)
Introduce the `dphy_late_init` callback in `rzg2l_mipi_dsi_hw_info` to allow additional D-PHY register configurations after enabling data and clock lanes. This is required for the RZ/V2H(P) SoC but not for the RZ/G2L SoC. Modify `rzg2l_mipi_dsi_startup()` to invoke `dphy_late_init` if defined, ensuring SoC-specific initialization is performed only when necessary. This change prepares for RZ/V2H(P) SoC support while maintaining compatibility with existing platforms. Co-developed-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com> Signed-off-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com> Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Link: https://lore.kernel.org/r/20250609225630.502888-9-prabhakar.mahadev-lad.rj@bp.renesas.com
This commit is contained in:
parent
a56a6b81d8
commit
7c1e102ccf
|
|
@ -40,6 +40,7 @@ struct rzg2l_mipi_dsi;
|
|||
|
||||
struct rzg2l_mipi_dsi_hw_info {
|
||||
int (*dphy_init)(struct rzg2l_mipi_dsi *dsi, u64 hsfreq_millihz);
|
||||
void (*dphy_startup_late_init)(struct rzg2l_mipi_dsi *dsi);
|
||||
void (*dphy_exit)(struct rzg2l_mipi_dsi *dsi);
|
||||
u32 phy_reg_offset;
|
||||
u32 link_reg_offset;
|
||||
|
|
@ -331,6 +332,9 @@ static int rzg2l_mipi_dsi_startup(struct rzg2l_mipi_dsi *dsi,
|
|||
txsetr = TXSETR_DLEN | TXSETR_NUMLANEUSE(dsi->lanes - 1) | TXSETR_CLEN;
|
||||
rzg2l_mipi_dsi_link_write(dsi, TXSETR, txsetr);
|
||||
|
||||
if (dsi->info->dphy_startup_late_init)
|
||||
dsi->info->dphy_startup_late_init(dsi);
|
||||
|
||||
hsfreq = DIV_ROUND_CLOSEST_ULL(hsfreq_millihz, MILLI);
|
||||
/*
|
||||
* Global timings characteristic depends on high speed Clock Frequency
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user