mirror of
https://github.com/torvalds/linux.git
synced 2026-09-22 12:44:03 +02:00
ARM: dts: aspeed: anacapa: Add JTAG CPLD TRST pin to SGPIO map
Add JTAG_CPLD_TRST_R_N to the sgpiom0 pin name table on Facebook Anacapa BMC. This exposes the CPLD JTAG TRST signal through SGPIO, allowing proper JTAG reset control during debug. [arj: Minor tidying of commit message formatting] Signed-off-by: Colin Huang <u8813345@gmail.com> Link: https://patch.msgid.link/20260511-add-jtag-trst-pin-v1-1-b0be2f7b2da5@gmail.com Signed-off-by: Andrew Jeffery <andrew@codeconstruct.com.au>
This commit is contained in:
parent
91b9aed738
commit
79fb6e46a9
|
|
@ -882,7 +882,7 @@ &sgpiom0 {
|
|||
/* C0-C7 line 32-47 */
|
||||
"RSVD_RMC_GPIO3", "", "", "",
|
||||
"", "", "", "",
|
||||
"LEAK_DETECT_RMC_N", "", "", "",
|
||||
"LEAK_DETECT_RMC_N", "JTAG_CPLD_TRST_R_N", "", "",
|
||||
"", "", "", "",
|
||||
|
||||
/* D0-D7 line 48-63 */
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user