mirror of
https://github.com/torvalds/linux.git
synced 2026-06-02 11:33:28 +02:00
TI K3 devicetree updates for v6.2
New Features: J721e: * PWMs, BeagleBone AI-64 platform. J721s2: * Crypto AM65/AM62: * General purpose Timer support (system timer is still arch timer) Fixes: * Bunch of fixes in crypto usage and GPIO intr * Minor schema related fixes for audio, addressing etc. Cleanups: * Refactor of device tree to "disable" peripherals at SoC level for nodes that are un-usable without board level properties. TI K3 devices have large number of peripherals of which only a smaller subset is actually enabled on platforms. Switching to this approach enables two benefits: lesser confusion in creating board level devicetrees as only relevant pinned out device nodes need enabled, as well as smaller board device trees as most un-used peripherals don't need to explicitly disabled. -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEE+KKGk1TrgjIXoxo03bWEnRc2JJ0FAmN8+zoACgkQ3bWEnRc2 JJ0dsRAAmLcu03TUPFJbjHikmzD3a3MuUYdwU6ZboeapELZBgyNwVX4jsRUlomh4 KH8bjUnOZsPFYwIviuQ1/vbcgypaDqu3f4neTYETycR+Q1cBr+1q7fgVS797oKDv D6AEMVcAHW47d3OyEWwe1XadPdk+m+KmGMz3ENunpPDQX0HxpZXgF8wYKH4pQI93 giEn6oQUeTi/973StP+HrSPWtbMz6yAn7YFwoZeAdjrpb2cNAkGTwAj8UC+s7HgH 7CuthRTVEfllyIx3pT5fc5UyaWVnf66epO+u5oXLXwvGYkLmdRZAcVdQmJ5PayW1 IX4D//9aTWDpgcnIchMB5iFxxdz+ZI1mfsj7jFiP1vRYTmuCu7AjLBj96jx1KHlt 2GhSqMiEEy5OkNtzpPSGwL9XFFVS+J/Kl1dnbJTJbnZGlc54XWvdeqBKx/GN8Kzv DrhSBfvBCVdv5A2qGqFPYe+MdrIikPQL5YtnPABGQB9NWpEeZ1gXzKky0qoY4aT9 0B6J5B4G2srK0V5s4SC477jpktQ6LCq3GelKW2QJ5dsgu3Cqs1lzz21Zt4H/u4JL XFgKLkuLLbZKGuZBpWipgWcLDJPbKzWvORP+Ot/sfRSKOzFf1PooMRsneW494pTQ 2CC/SmCmSDo/E2gwYUVWFVdBU8LK4ccy2e/Y8/pPYV+R7zOYZz4= =t5qJ -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmN+BgIACgkQmmx57+YA GNluWA//dZMdo2/ex+G4mkF9SISEmzuhL5ewjmTCRp92FLO68tCirLAHMy/DSb7i LiowRLLGH+vF0ddFC+fgzW8s3FI2KV7qppf+YaI6BiUFOUG2MeF/vVkoc7H8TnhG JTG9faIP29lXIZc7dYpElRkkUDwVaNbzN6L2RXQL97Juv9mINWjIOjmblfAj+Bf/ f+K7ojQsALhRfWz4gAV4Voe9eSIzxBXoFyKpGIds1q2kAiEbzT4caFOHUuG8/WUG nYDYZcC1aRzrVR8SmF/043ERm041zYtqkGdp1GIamBulZEPdcFOWY0fyFQjlX1/q LMv4Z3KEm7y7mEDeWX5OoSaz2qKGQgQl2UJiteyck2B9MvuaLugya56lOusVnL8C 1Jtw3fmEhU1BWwnD2+PMq7fJT8zsTCUDzc1+rY8XoDJe/KK51So3umCQ7olcbGdQ tNqLFCcDMBaEqko4hiHDwVxbc/Y9xolHtxNppXOxTThoDVgA2BzhkyY1AIogr+Sc h95h1Ye2B1m2RAUQrt6yFxol0Os6yB7DN2df+pfzK1vKepCAZwiUG+i+tZFWS40N daXvZlKeclZkGjaTwE0DXNZ1Iwo21x0pZwstslCvX8VM3f6st0+WhvJRMq3dfEIP NsQguzx3aR4CMUS9RG5UD4qda4wvoB90gJXRNX3WpIz8d9yfgy8= =jEEu -----END PGP SIGNATURE----- Merge tag 'ti-k3-dt-for-v6.2' of git://git.kernel.org/pub/scm/linux/kernel/git/ti/linux into soc/dt TI K3 devicetree updates for v6.2 New Features: J721e: * PWMs, BeagleBone AI-64 platform. J721s2: * Crypto AM65/AM62: * General purpose Timer support (system timer is still arch timer) Fixes: * Bunch of fixes in crypto usage and GPIO intr * Minor schema related fixes for audio, addressing etc. Cleanups: * Refactor of device tree to "disable" peripherals at SoC level for nodes that are un-usable without board level properties. TI K3 devices have large number of peripherals of which only a smaller subset is actually enabled on platforms. Switching to this approach enables two benefits: lesser confusion in creating board level devicetrees as only relevant pinned out device nodes need enabled, as well as smaller board device trees as most un-used peripherals don't need to explicitly disabled. * tag 'ti-k3-dt-for-v6.2' of git://git.kernel.org/pub/scm/linux/kernel/git/ti/linux: (61 commits) arm64: dts: ti: Add k3-j721e-beagleboneai64 dt-bindings: arm: ti: Add bindings for BeagleBone AI-64 arm64: dts: ti: k3-j721s2-main: Enable crypto accelerator arm64: dts: ti: k3-am64-main: Drop RNG clock arm64: dts: ti: k3-j721e-main: Drop RNG clock arm64: dts: ti: k3-am65-main: Drop RNG clock arm64: dts: ti: j721e-common-proc-board: Fix sound node-name arm64: dts: ti: k3-j721s2: Fix the interrupt ranges property for main & wkup gpio intr arm64: dts: ti: k3-j7200-mcu-wakeup: Drop dma-coherent in crypto node arm64: dts: ti: k3-j721e-main: Drop dma-coherent in crypto node arm64: dts: ti: k3-am65-main: Drop dma-coherent in crypto node arm64: dts: ti: k3-am62: Add general purpose timers for am62 arm64: dts: ti: k3-am65: Add general purpose timers for am65 arm64: dts: ti: k3-am65: Configure pinctrl for timer IO pads arm64: dts: ti: Trim addresses to 8 digits arm64: dts: ti: k3-j721e-sk: Add pinmux for RPi Header arm64: dts: ti: k3-j721e-main: Add dts nodes for EHRPWMs arm64: dts: ti: k3-am65: Enable McASP nodes at the board level arm64: dts: ti: k3-am65: Enable Mailbox nodes at the board level arm64: dts: ti: k3-am65: Enable PCIe nodes at the board level ... Link: https://lore.kernel.org/r/20221122190209.jwfj56d6kxpxdkua@untreated Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
commit
58fd11a796
|
|
@ -61,6 +61,7 @@ properties:
|
|||
- const: ti,j721e
|
||||
- items:
|
||||
- enum:
|
||||
- beagle,j721e-beagleboneai64
|
||||
- ti,j721e-evm
|
||||
- ti,j721e-sk
|
||||
- const: ti,j721e
|
||||
|
|
|
|||
|
|
@ -12,6 +12,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am6528-iot2050-basic-pg2.dtb
|
|||
dtb-$(CONFIG_ARCH_K3) += k3-am6548-iot2050-advanced.dtb
|
||||
dtb-$(CONFIG_ARCH_K3) += k3-am6548-iot2050-advanced-pg2.dtb
|
||||
|
||||
dtb-$(CONFIG_ARCH_K3) += k3-j721e-beagleboneai64.dtb
|
||||
dtb-$(CONFIG_ARCH_K3) += k3-j721e-common-proc-board.dtb
|
||||
dtb-$(CONFIG_ARCH_K3) += k3-j721e-sk.dtb
|
||||
|
||||
|
|
|
|||
|
|
@ -192,6 +192,102 @@ main_pmx0: pinctrl@f4000 {
|
|||
pinctrl-single,function-mask = <0xffffffff>;
|
||||
};
|
||||
|
||||
main_timer0: timer@2400000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2400000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 36 2>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 36 2>;
|
||||
assigned-clock-parents = <&k3_clks 36 3>;
|
||||
power-domains = <&k3_pds 36 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer1: timer@2410000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2410000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 37 2>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 37 2>;
|
||||
assigned-clock-parents = <&k3_clks 37 3>;
|
||||
power-domains = <&k3_pds 37 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer2: timer@2420000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2420000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 38 2>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 38 2>;
|
||||
assigned-clock-parents = <&k3_clks 38 3>;
|
||||
power-domains = <&k3_pds 38 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer3: timer@2430000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2430000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 39 2>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 39 2>;
|
||||
assigned-clock-parents = <&k3_clks 39 3>;
|
||||
power-domains = <&k3_pds 39 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer4: timer@2440000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2440000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 40 2>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 40 2>;
|
||||
assigned-clock-parents = <&k3_clks 40 3>;
|
||||
power-domains = <&k3_pds 40 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer5: timer@2450000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2450000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 41 2>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 41 2>;
|
||||
assigned-clock-parents = <&k3_clks 41 3>;
|
||||
power-domains = <&k3_pds 41 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer6: timer@2460000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2460000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 42 2>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 42 2>;
|
||||
assigned-clock-parents = <&k3_clks 42 3>;
|
||||
power-domains = <&k3_pds 42 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer7: timer@2470000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2470000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 43 2>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 43 2>;
|
||||
assigned-clock-parents = <&k3_clks 43 3>;
|
||||
power-domains = <&k3_pds 43 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_uart0: serial@2800000 {
|
||||
compatible = "ti,am64-uart", "ti,am654-uart";
|
||||
reg = <0x00 0x02800000 0x00 0x100>;
|
||||
|
|
@ -199,6 +295,7 @@ main_uart0: serial@2800000 {
|
|||
power-domains = <&k3_pds 146 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 146 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart1: serial@2810000 {
|
||||
|
|
@ -208,6 +305,7 @@ main_uart1: serial@2810000 {
|
|||
power-domains = <&k3_pds 152 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 152 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart2: serial@2820000 {
|
||||
|
|
@ -217,6 +315,7 @@ main_uart2: serial@2820000 {
|
|||
power-domains = <&k3_pds 153 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 153 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart3: serial@2830000 {
|
||||
|
|
@ -226,6 +325,7 @@ main_uart3: serial@2830000 {
|
|||
power-domains = <&k3_pds 154 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 154 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart4: serial@2840000 {
|
||||
|
|
@ -235,6 +335,7 @@ main_uart4: serial@2840000 {
|
|||
power-domains = <&k3_pds 155 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 155 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart5: serial@2850000 {
|
||||
|
|
@ -244,6 +345,7 @@ main_uart5: serial@2850000 {
|
|||
power-domains = <&k3_pds 156 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 156 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart6: serial@2860000 {
|
||||
|
|
@ -253,6 +355,7 @@ main_uart6: serial@2860000 {
|
|||
power-domains = <&k3_pds 158 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 158 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c0: i2c@20000000 {
|
||||
|
|
@ -264,6 +367,7 @@ main_i2c0: i2c@20000000 {
|
|||
power-domains = <&k3_pds 102 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 102 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c1: i2c@20010000 {
|
||||
|
|
@ -275,6 +379,7 @@ main_i2c1: i2c@20010000 {
|
|||
power-domains = <&k3_pds 103 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 103 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c2: i2c@20020000 {
|
||||
|
|
@ -286,6 +391,7 @@ main_i2c2: i2c@20020000 {
|
|||
power-domains = <&k3_pds 104 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 104 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c3: i2c@20030000 {
|
||||
|
|
@ -297,6 +403,7 @@ main_i2c3: i2c@20030000 {
|
|||
power-domains = <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 105 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi0: spi@20100000 {
|
||||
|
|
@ -307,6 +414,7 @@ main_spi0: spi@20100000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 141 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 172 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi1: spi@20110000 {
|
||||
|
|
@ -317,6 +425,7 @@ main_spi1: spi@20110000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 142 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 173 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi2: spi@20120000 {
|
||||
|
|
@ -327,6 +436,7 @@ main_spi2: spi@20120000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 143 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 174 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_gpio_intr: interrupt-controller@a00000 {
|
||||
|
|
@ -393,6 +503,7 @@ sdhci0: mmc@fa10000 {
|
|||
ti,otap-del-sel-mmc-hs = <0x0>;
|
||||
ti,otap-del-sel-ddr52 = <0x9>;
|
||||
ti,otap-del-sel-hs200 = <0x6>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
sdhci1: mmc@fa00000 {
|
||||
|
|
@ -416,6 +527,7 @@ sdhci1: mmc@fa00000 {
|
|||
ti,itap-del-sel-sdr25 = <0x0>;
|
||||
ti,clkbuf-sel = <0x7>;
|
||||
bus-width = <4>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
sdhci2: mmc@fa20000 {
|
||||
|
|
@ -438,6 +550,7 @@ sdhci2: mmc@fa20000 {
|
|||
ti,itap-del-sel-sdr12 = <0x0>;
|
||||
ti,itap-del-sel-sdr25 = <0x0>;
|
||||
ti,clkbuf-sel = <0x7>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
fss: bus@fc00000 {
|
||||
|
|
@ -462,6 +575,7 @@ ospi0: spi@fc40000 {
|
|||
power-domains = <&k3_pds 75 TI_SCI_PD_EXCLUSIVE>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
|
|
@ -520,6 +634,7 @@ cpsw3g_mdio: mdio@f00 {
|
|||
clocks = <&k3_clks 13 0>;
|
||||
clock-names = "fck";
|
||||
bus_freq = <1000000>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
cpts@3d000 {
|
||||
|
|
@ -557,6 +672,7 @@ ecap0: pwm@23100000 {
|
|||
power-domains = <&k3_pds 51 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 51 0>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ecap1: pwm@23110000 {
|
||||
|
|
@ -566,6 +682,7 @@ ecap1: pwm@23110000 {
|
|||
power-domains = <&k3_pds 52 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 52 0>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ecap2: pwm@23120000 {
|
||||
|
|
@ -575,6 +692,7 @@ ecap2: pwm@23120000 {
|
|||
power-domains = <&k3_pds 53 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 53 0>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan0: can@20701000 {
|
||||
|
|
@ -589,6 +707,7 @@ main_mcan0: can@20701000 {
|
|||
<GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm0: pwm@23000000 {
|
||||
|
|
@ -598,6 +717,7 @@ epwm0: pwm@23000000 {
|
|||
power-domains = <&k3_pds 86 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 0>, <&k3_clks 86 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm1: pwm@23010000 {
|
||||
|
|
@ -607,6 +727,7 @@ epwm1: pwm@23010000 {
|
|||
power-domains = <&k3_pds 87 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 1>, <&k3_clks 87 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm2: pwm@23020000 {
|
||||
|
|
@ -616,5 +737,6 @@ epwm2: pwm@23020000 {
|
|||
power-domains = <&k3_pds 88 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 2>, <&k3_clks 88 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -14,6 +14,51 @@ mcu_pmx0: pinctrl@4084000 {
|
|||
pinctrl-single,function-mask = <0xffffffff>;
|
||||
};
|
||||
|
||||
/*
|
||||
* The MCU domain timer interrupts are routed only to the ESM module,
|
||||
* and not currently available for Linux. The MCU domain timers are
|
||||
* of limited use without interrupts, and likely reserved by the ESM.
|
||||
*/
|
||||
mcu_timer0: timer@4800000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x4800000 0x00 0x400>;
|
||||
clocks = <&k3_clks 35 2>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 35 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
status = "reserved";
|
||||
};
|
||||
|
||||
mcu_timer1: timer@4810000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x4810000 0x00 0x400>;
|
||||
clocks = <&k3_clks 48 2>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 48 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
status = "reserved";
|
||||
};
|
||||
|
||||
mcu_timer2: timer@4820000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x4820000 0x00 0x400>;
|
||||
clocks = <&k3_clks 49 2>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 49 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
status = "reserved";
|
||||
};
|
||||
|
||||
mcu_timer3: timer@4830000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x4830000 0x00 0x400>;
|
||||
clocks = <&k3_clks 50 2>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 50 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
status = "reserved";
|
||||
};
|
||||
|
||||
mcu_uart0: serial@4a00000 {
|
||||
compatible = "ti,am64-uart", "ti,am654-uart";
|
||||
reg = <0x00 0x04a00000 0x00 0x100>;
|
||||
|
|
@ -21,6 +66,7 @@ mcu_uart0: serial@4a00000 {
|
|||
power-domains = <&k3_pds 149 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 149 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_i2c0: i2c@4900000 {
|
||||
|
|
@ -32,6 +78,7 @@ mcu_i2c0: i2c@4900000 {
|
|||
power-domains = <&k3_pds 106 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 106 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_spi0: spi@4b00000 {
|
||||
|
|
@ -42,6 +89,7 @@ mcu_spi0: spi@4b00000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 147 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 147 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_spi1: spi@4b10000 {
|
||||
|
|
@ -52,6 +100,7 @@ mcu_spi1: spi@4b10000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 148 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 148 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_gpio_intr: interrupt-controller@4210000 {
|
||||
|
|
|
|||
|
|
@ -26,16 +26,18 @@ wkup_uart0: serial@2b300000 {
|
|||
power-domains = <&k3_pds 114 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 114 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
wkup_i2c0: i2c@2b200000 {
|
||||
compatible = "ti,am64-i2c", "ti,omap4-i2c";
|
||||
reg = <0x00 0x02b200000 0x00 0x100>;
|
||||
reg = <0x00 0x2b200000 0x00 0x100>;
|
||||
interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 107 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 107 4>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -282,11 +282,8 @@ &wkup_uart0 {
|
|||
status = "reserved";
|
||||
};
|
||||
|
||||
&mcu_uart0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_uart0_pins_default>;
|
||||
};
|
||||
|
|
@ -296,41 +293,15 @@ &main_uart1 {
|
|||
status = "reserved";
|
||||
};
|
||||
|
||||
&main_uart2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_i2c0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&wkup_i2c0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c0_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
};
|
||||
|
||||
&main_i2c1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c1_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -363,15 +334,8 @@ exp1: gpio@22 {
|
|||
};
|
||||
};
|
||||
|
||||
&main_i2c2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&sdhci0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_mmc0_pins_default>;
|
||||
ti,driver-strength-ohm = <50>;
|
||||
|
|
@ -380,6 +344,7 @@ &sdhci0 {
|
|||
|
||||
&sdhci1 {
|
||||
/* SD/MMC */
|
||||
status = "okay";
|
||||
vmmc-supply = <&vdd_mmc1>;
|
||||
vqmmc-supply = <&vdd_sd_dv>;
|
||||
pinctrl-names = "default";
|
||||
|
|
@ -390,8 +355,7 @@ &sdhci1 {
|
|||
|
||||
&cpsw3g {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_mdio1_pins_default
|
||||
&main_rgmii1_pins_default
|
||||
pinctrl-0 = <&main_rgmii1_pins_default
|
||||
&main_rgmii2_pins_default>;
|
||||
};
|
||||
|
||||
|
|
@ -406,6 +370,10 @@ &cpsw_port2 {
|
|||
};
|
||||
|
||||
&cpsw3g_mdio {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_mdio1_pins_default>;
|
||||
|
||||
cpsw3g_phy0: ethernet-phy@0 {
|
||||
reg = <0>;
|
||||
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
|
||||
|
|
@ -429,6 +397,7 @@ mbox_m4_0: mbox-m4-0 {
|
|||
};
|
||||
|
||||
&ospi0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&ospi0_pins_default>;
|
||||
|
||||
|
|
@ -486,31 +455,3 @@ partition@3fc0000 {
|
|||
};
|
||||
};
|
||||
};
|
||||
|
||||
&ecap0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&ecap1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&ecap2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -31,7 +31,7 @@ wkup_uart0: serial@2b300000 {
|
|||
|
||||
wkup_i2c0: i2c@2b200000 {
|
||||
compatible = "ti,am64-i2c", "ti,omap4-i2c";
|
||||
reg = <0x00 0x02b200000 0x00 0x100>;
|
||||
reg = <0x00 0x2b200000 0x00 0x100>;
|
||||
interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
|
|
|||
|
|
@ -237,6 +237,7 @@ main_uart0: serial@2800000 {
|
|||
power-domains = <&k3_pds 146 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 146 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart1: serial@2810000 {
|
||||
|
|
@ -248,6 +249,7 @@ main_uart1: serial@2810000 {
|
|||
power-domains = <&k3_pds 152 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 152 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart2: serial@2820000 {
|
||||
|
|
@ -259,6 +261,7 @@ main_uart2: serial@2820000 {
|
|||
power-domains = <&k3_pds 153 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 153 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart3: serial@2830000 {
|
||||
|
|
@ -270,6 +273,7 @@ main_uart3: serial@2830000 {
|
|||
power-domains = <&k3_pds 154 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 154 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart4: serial@2840000 {
|
||||
|
|
@ -281,6 +285,7 @@ main_uart4: serial@2840000 {
|
|||
power-domains = <&k3_pds 155 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 155 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart5: serial@2850000 {
|
||||
|
|
@ -292,6 +297,7 @@ main_uart5: serial@2850000 {
|
|||
power-domains = <&k3_pds 156 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 156 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart6: serial@2860000 {
|
||||
|
|
@ -303,6 +309,7 @@ main_uart6: serial@2860000 {
|
|||
power-domains = <&k3_pds 158 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 158 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c0: i2c@20000000 {
|
||||
|
|
@ -314,6 +321,7 @@ main_i2c0: i2c@20000000 {
|
|||
power-domains = <&k3_pds 102 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 102 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c1: i2c@20010000 {
|
||||
|
|
@ -325,6 +333,7 @@ main_i2c1: i2c@20010000 {
|
|||
power-domains = <&k3_pds 103 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 103 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c2: i2c@20020000 {
|
||||
|
|
@ -336,6 +345,7 @@ main_i2c2: i2c@20020000 {
|
|||
power-domains = <&k3_pds 104 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 104 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c3: i2c@20030000 {
|
||||
|
|
@ -347,6 +357,7 @@ main_i2c3: i2c@20030000 {
|
|||
power-domains = <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 105 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi0: spi@20100000 {
|
||||
|
|
@ -359,6 +370,7 @@ main_spi0: spi@20100000 {
|
|||
clocks = <&k3_clks 141 0>;
|
||||
dmas = <&main_pktdma 0xc300 0>, <&main_pktdma 0x4300 0>;
|
||||
dma-names = "tx0", "rx0";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi1: spi@20110000 {
|
||||
|
|
@ -369,6 +381,7 @@ main_spi1: spi@20110000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 142 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 142 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi2: spi@20120000 {
|
||||
|
|
@ -379,6 +392,7 @@ main_spi2: spi@20120000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 143 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 143 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi3: spi@20130000 {
|
||||
|
|
@ -389,6 +403,7 @@ main_spi3: spi@20130000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 144 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 144 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi4: spi@20140000 {
|
||||
|
|
@ -399,6 +414,7 @@ main_spi4: spi@20140000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 145 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 145 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_gpio_intr: interrupt-controller@a00000 {
|
||||
|
|
@ -536,6 +552,7 @@ cpsw3g_mdio: mdio@f00 {
|
|||
clocks = <&k3_clks 13 0>;
|
||||
clock-names = "fck";
|
||||
bus_freq = <1000000>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
cpts@3d000 {
|
||||
|
|
@ -612,7 +629,7 @@ tscadc0: tscadc@28001000 {
|
|||
assigned-clocks = <&k3_clks 0 0>;
|
||||
assigned-clock-parents = <&k3_clks 0 3>;
|
||||
assigned-clock-rates = <60000000>;
|
||||
clock-names = "adc_tsc_fck";
|
||||
clock-names = "fck";
|
||||
|
||||
adc {
|
||||
#io-channel-cells = <1>;
|
||||
|
|
@ -855,6 +872,7 @@ pcie0_rc: pcie@f102000 {
|
|||
ranges = <0x01000000 0x00 0x68001000 0x00 0x68001000 0x00 0x0010000>,
|
||||
<0x02000000 0x00 0x68011000 0x00 0x68011000 0x00 0x7fef000>;
|
||||
dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x00000010 0x0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pcie0_ep: pcie-ep@f102000 {
|
||||
|
|
@ -873,6 +891,7 @@ pcie0_ep: pcie-ep@f102000 {
|
|||
clocks = <&k3_clks 114 0>;
|
||||
clock-names = "fck";
|
||||
max-functions = /bits/ 8 <1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm0: pwm@23000000 {
|
||||
|
|
@ -882,6 +901,7 @@ epwm0: pwm@23000000 {
|
|||
power-domains = <&k3_pds 86 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 0>, <&k3_clks 86 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm1: pwm@23010000 {
|
||||
|
|
@ -891,6 +911,7 @@ epwm1: pwm@23010000 {
|
|||
power-domains = <&k3_pds 87 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 1>, <&k3_clks 87 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm2: pwm@23020000 {
|
||||
|
|
@ -900,6 +921,7 @@ epwm2: pwm@23020000 {
|
|||
power-domains = <&k3_pds 88 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 2>, <&k3_clks 88 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm3: pwm@23030000 {
|
||||
|
|
@ -909,6 +931,7 @@ epwm3: pwm@23030000 {
|
|||
power-domains = <&k3_pds 89 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 3>, <&k3_clks 89 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm4: pwm@23040000 {
|
||||
|
|
@ -918,6 +941,7 @@ epwm4: pwm@23040000 {
|
|||
power-domains = <&k3_pds 90 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 4>, <&k3_clks 90 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm5: pwm@23050000 {
|
||||
|
|
@ -927,6 +951,7 @@ epwm5: pwm@23050000 {
|
|||
power-domains = <&k3_pds 91 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 5>, <&k3_clks 91 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm6: pwm@23060000 {
|
||||
|
|
@ -936,6 +961,7 @@ epwm6: pwm@23060000 {
|
|||
power-domains = <&k3_pds 92 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 6>, <&k3_clks 92 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm7: pwm@23070000 {
|
||||
|
|
@ -945,6 +971,7 @@ epwm7: pwm@23070000 {
|
|||
power-domains = <&k3_pds 93 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 7>, <&k3_clks 93 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
epwm8: pwm@23080000 {
|
||||
|
|
@ -954,6 +981,7 @@ epwm8: pwm@23080000 {
|
|||
power-domains = <&k3_pds 94 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&epwm_tbclk 8>, <&k3_clks 94 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ecap0: pwm@23100000 {
|
||||
|
|
@ -963,6 +991,7 @@ ecap0: pwm@23100000 {
|
|||
power-domains = <&k3_pds 51 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 51 0>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ecap1: pwm@23110000 {
|
||||
|
|
@ -972,6 +1001,7 @@ ecap1: pwm@23110000 {
|
|||
power-domains = <&k3_pds 52 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 52 0>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ecap2: pwm@23120000 {
|
||||
|
|
@ -981,6 +1011,7 @@ ecap2: pwm@23120000 {
|
|||
power-domains = <&k3_pds 53 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 53 0>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_rti0: watchdog@e000000 {
|
||||
|
|
@ -1138,6 +1169,7 @@ icssg0_mdio: mdio@32400 {
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
bus_freq = <1000000>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
|
|
@ -1278,6 +1310,7 @@ icssg1_mdio: mdio@32400 {
|
|||
clocks = <&k3_clks 82 0>;
|
||||
clock-names = "fck";
|
||||
bus_freq = <1000000>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
|
|
@ -1293,6 +1326,7 @@ main_mcan0: can@20701000 {
|
|||
<GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan1: can@20711000 {
|
||||
|
|
@ -1307,6 +1341,7 @@ main_mcan1: can@20711000 {
|
|||
<GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
crypto: crypto@40900000 {
|
||||
|
|
@ -1324,7 +1359,6 @@ rng: rng@40910000 {
|
|||
compatible = "inside-secure,safexcel-eip76";
|
||||
reg = <0x00 0x40910000 0x00 0x7d>;
|
||||
interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 133 1>;
|
||||
status = "disabled"; /* Used by OP-TEE */
|
||||
};
|
||||
};
|
||||
|
|
@ -1334,8 +1368,8 @@ gpmc0: memory-controller@3b000000 {
|
|||
power-domains = <&k3_pds 80 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 80 0>;
|
||||
clock-names = "fck";
|
||||
reg = <0x00 0x03b000000 0x00 0x400>,
|
||||
<0x00 0x050000000 0x00 0x8000000>;
|
||||
reg = <0x00 0x3b000000 0x00 0x400>,
|
||||
<0x00 0x50000000 0x00 0x8000000>;
|
||||
reg-names = "cfg", "data";
|
||||
interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
|
||||
gpmc,num-cs = <3>;
|
||||
|
|
@ -1346,6 +1380,7 @@ gpmc0: memory-controller@3b000000 {
|
|||
#interrupt-cells = <2>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
elm0: ecc@25010000 {
|
||||
|
|
@ -1355,5 +1390,6 @@ elm0: ecc@25010000 {
|
|||
power-domains = <&k3_pds 54 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 54 0>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -14,6 +14,7 @@ mcu_uart0: serial@4a00000 {
|
|||
power-domains = <&k3_pds 149 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 149 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_uart1: serial@4a10000 {
|
||||
|
|
@ -24,6 +25,7 @@ mcu_uart1: serial@4a10000 {
|
|||
power-domains = <&k3_pds 160 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 160 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_i2c0: i2c@4900000 {
|
||||
|
|
@ -35,6 +37,7 @@ mcu_i2c0: i2c@4900000 {
|
|||
power-domains = <&k3_pds 106 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 106 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_i2c1: i2c@4910000 {
|
||||
|
|
@ -46,6 +49,7 @@ mcu_i2c1: i2c@4910000 {
|
|||
power-domains = <&k3_pds 107 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 107 2>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_spi0: spi@4b00000 {
|
||||
|
|
@ -56,6 +60,7 @@ mcu_spi0: spi@4b00000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 147 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 147 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_spi1: spi@4b10000 {
|
||||
|
|
@ -66,6 +71,7 @@ mcu_spi1: spi@4b10000 {
|
|||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 148 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 148 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_gpio_intr: interrupt-controller@4210000 {
|
||||
|
|
|
|||
|
|
@ -325,6 +325,7 @@ AM64X_IOPAD(0x0258, PIN_OUTPUT, 0) /* (C17) MCAN1_TX */
|
|||
};
|
||||
|
||||
&main_uart0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_uart0_pins_default>;
|
||||
};
|
||||
|
|
@ -334,35 +335,8 @@ &main_uart1 {
|
|||
status = "reserved";
|
||||
};
|
||||
|
||||
&main_uart2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_uart0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_uart1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c1_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -405,23 +379,8 @@ &mcu_gpio0 {
|
|||
status = "reserved";
|
||||
};
|
||||
|
||||
&mcu_i2c0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_i2c1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_spi0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_spi1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_spi0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_spi0_pins_default>;
|
||||
ti,pindir-d0-out-d1-in;
|
||||
|
|
@ -466,8 +425,7 @@ &usb0 {
|
|||
|
||||
&cpsw3g {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mdio1_pins_default
|
||||
&rgmii1_pins_default
|
||||
pinctrl-0 = <&rgmii1_pins_default
|
||||
&rgmii2_pins_default>;
|
||||
};
|
||||
|
||||
|
|
@ -482,6 +440,10 @@ &cpsw_port2 {
|
|||
};
|
||||
|
||||
&cpsw3g_mdio {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mdio1_pins_default>;
|
||||
|
||||
cpsw3g_phy0: ethernet-phy@0 {
|
||||
reg = <0>;
|
||||
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
|
||||
|
|
@ -594,6 +556,7 @@ serdes0_pcie_link: phy@0 {
|
|||
};
|
||||
|
||||
&pcie0_rc {
|
||||
status = "okay";
|
||||
reset-gpios = <&exp1 5 GPIO_ACTIVE_HIGH>;
|
||||
phys = <&serdes0_pcie_link>;
|
||||
phy-names = "pcie-phy";
|
||||
|
|
@ -604,83 +567,25 @@ &pcie0_ep {
|
|||
phys = <&serdes0_pcie_link>;
|
||||
phy-names = "pcie-phy";
|
||||
num-lanes = <1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&ecap0 {
|
||||
status = "okay";
|
||||
/* PWM is available on Pin 1 of header J12 */
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_ecap0_pins_default>;
|
||||
};
|
||||
|
||||
&ecap1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&ecap2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&icssg0_mdio {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&icssg1_mdio {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_mcan0_pins_default>;
|
||||
phys = <&transceiver1>;
|
||||
};
|
||||
|
||||
&main_mcan1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_mcan1_pins_default>;
|
||||
phys = <&transceiver2>;
|
||||
};
|
||||
|
||||
&gpmc0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&elm0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -338,15 +338,8 @@ AM64X_IOPAD(0x00bc, PIN_INPUT, 7) /* (U8) GPIO0_46 */
|
|||
};
|
||||
};
|
||||
|
||||
&mcu_uart0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_uart1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_uart0_pins_default>;
|
||||
};
|
||||
|
|
@ -356,35 +349,8 @@ &main_uart1 {
|
|||
status = "reserved";
|
||||
};
|
||||
|
||||
&main_uart2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_i2c0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_i2c1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c1_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -409,18 +375,6 @@ exp2: gpio@60 {
|
|||
};
|
||||
};
|
||||
|
||||
&main_i2c3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_spi0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_spi1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
/* mcu_gpio0 is reserved for mcu firmware usage */
|
||||
&mcu_gpio0 {
|
||||
status = "reserved";
|
||||
|
|
@ -485,8 +439,7 @@ &usb0 {
|
|||
|
||||
&cpsw3g {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mdio1_pins_default
|
||||
&rgmii1_pins_default
|
||||
pinctrl-0 = <&rgmii1_pins_default
|
||||
&rgmii2_pins_default>;
|
||||
};
|
||||
|
||||
|
|
@ -501,6 +454,10 @@ &cpsw_port2 {
|
|||
};
|
||||
|
||||
&cpsw3g_mdio {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mdio1_pins_default>;
|
||||
|
||||
cpsw3g_phy0: ethernet-phy@0 {
|
||||
reg = <0>;
|
||||
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
|
||||
|
|
@ -603,92 +560,9 @@ &main_r5fss1_core1 {
|
|||
<&main_r5fss1_core1_memory_region>;
|
||||
};
|
||||
|
||||
&pcie0_rc {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&pcie0_ep {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&ecap0 {
|
||||
status = "okay";
|
||||
/* PWM is available on Pin 1 of header J3 */
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_ecap0_pins_default>;
|
||||
};
|
||||
|
||||
&ecap1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&ecap2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm4 {
|
||||
/*
|
||||
* EPWM4_A, EPWM4_B is available on Pin 32 and 33 on J4 (RPi hat)
|
||||
* But RPi Hat will be used for other use cases, so marking epwm4 as disabled.
|
||||
*/
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm5 {
|
||||
/*
|
||||
* EPWM5_A, EPWM5_B is available on Pin 29 and 31 on J4 (RPi hat)
|
||||
* But RPi Hat will be used for other use cases, so marking epwm5 as disabled.
|
||||
*/
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&epwm8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&icssg0_mdio {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&icssg1_mdio {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&gpmc0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&elm0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -360,15 +360,13 @@ &wkup_uart0 {
|
|||
};
|
||||
|
||||
&main_uart1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_uart1_pins_default>;
|
||||
};
|
||||
|
||||
&main_uart2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_uart0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&arduino_uart_pins_default>;
|
||||
};
|
||||
|
|
@ -413,12 +411,14 @@ &db9_com_mode_pins_default
|
|||
};
|
||||
|
||||
&wkup_i2c0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&wkup_i2c0_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
};
|
||||
|
||||
&mcu_i2c0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mcu_i2c0_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -478,6 +478,7 @@ pcal9535_3: gpio@25 {
|
|||
};
|
||||
|
||||
&main_i2c0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c0_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -495,18 +496,21 @@ eeprom: eeprom@54 {
|
|||
};
|
||||
|
||||
&main_i2c1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c1_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
};
|
||||
|
||||
&main_i2c2 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c2_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
};
|
||||
|
||||
&main_i2c3 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c3_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -546,6 +550,7 @@ &mcu_cpsw {
|
|||
};
|
||||
|
||||
&ecap0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&ecap0_pins_default>;
|
||||
};
|
||||
|
|
@ -570,6 +575,7 @@ &usb1 {
|
|||
};
|
||||
|
||||
&mcu_spi0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mcu_spi0_pins_default>;
|
||||
|
||||
|
|
@ -626,15 +632,8 @@ dpi_out: endpoint {
|
|||
};
|
||||
};
|
||||
|
||||
&pcie0_rc {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&pcie0_ep {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&pcie1_rc {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&minipcie_pins_default>;
|
||||
|
||||
|
|
@ -644,19 +643,8 @@ &pcie1_rc {
|
|||
reset-gpios = <&wkup_gpio0 27 GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
|
||||
&m_can0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&m_can1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&pcie1_ep {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster0 {
|
||||
status = "okay";
|
||||
interrupts = <436>;
|
||||
|
||||
mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
|
||||
|
|
@ -666,6 +654,7 @@ mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster1 {
|
||||
status = "okay";
|
||||
interrupts = <432>;
|
||||
|
||||
mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
|
||||
|
|
@ -674,46 +663,6 @@ mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
|
|||
};
|
||||
};
|
||||
|
||||
&mailbox0_cluster2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster10 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster11 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_r5fss0_core0 {
|
||||
memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
|
||||
<&mcu_r5fss0_core0_memory_region>;
|
||||
|
|
@ -725,27 +674,3 @@ &mcu_r5fss0_core1 {
|
|||
<&mcu_r5fss0_core1_memory_region>;
|
||||
mboxes = <&mailbox0_cluster1 &mbox_mcu_r5fss0_core1>;
|
||||
};
|
||||
|
||||
&icssg0_mdio {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&icssg1_mdio {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&icssg2_mdio {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -91,6 +91,7 @@ main_uart0: serial@2800000 {
|
|||
clock-frequency = <48000000>;
|
||||
current-speed = <115200>;
|
||||
power-domains = <&k3_pds 146 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart1: serial@2810000 {
|
||||
|
|
@ -99,6 +100,7 @@ main_uart1: serial@2810000 {
|
|||
interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clock-frequency = <48000000>;
|
||||
power-domains = <&k3_pds 147 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart2: serial@2820000 {
|
||||
|
|
@ -107,6 +109,7 @@ main_uart2: serial@2820000 {
|
|||
interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clock-frequency = <48000000>;
|
||||
power-domains = <&k3_pds 148 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
crypto: crypto@4e00000 {
|
||||
|
|
@ -120,17 +123,33 @@ crypto: crypto@4e00000 {
|
|||
dmas = <&main_udmap 0xc001>, <&main_udmap 0x4002>,
|
||||
<&main_udmap 0x4003>;
|
||||
dma-names = "tx", "rx1", "rx2";
|
||||
dma-coherent;
|
||||
|
||||
rng: rng@4e10000 {
|
||||
compatible = "inside-secure,safexcel-eip76";
|
||||
reg = <0x0 0x4e10000 0x0 0x7d>;
|
||||
interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 136 1>;
|
||||
status = "disabled"; /* Used by OP-TEE */
|
||||
};
|
||||
};
|
||||
|
||||
/* TIMERIO pad input CTRLMMR_TIMER*_CTRL registers */
|
||||
main_timerio_input: pinctrl@104200 {
|
||||
compatible = "pinctrl-single";
|
||||
reg = <0x0 0x104200 0x0 0x30>;
|
||||
#pinctrl-cells = <1>;
|
||||
pinctrl-single,register-width = <32>;
|
||||
pinctrl-single,function-mask = <0x0000001ff>;
|
||||
};
|
||||
|
||||
/* TIMERIO pad output CTCTRLMMR_TIMERIO*_CTRL registers */
|
||||
main_timerio_output: pinctrl@104280 {
|
||||
compatible = "pinctrl-single";
|
||||
reg = <0x0 0x104280 0x0 0x20>;
|
||||
#pinctrl-cells = <1>;
|
||||
pinctrl-single,register-width = <32>;
|
||||
pinctrl-single,function-mask = <0x0000000f>;
|
||||
};
|
||||
|
||||
main_pmx0: pinctrl@11c000 {
|
||||
compatible = "pinctrl-single";
|
||||
reg = <0x0 0x11c000 0x0 0x2e4>;
|
||||
|
|
@ -156,6 +175,7 @@ main_i2c0: i2c@2000000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 110 1>;
|
||||
power-domains = <&k3_pds 110 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c1: i2c@2010000 {
|
||||
|
|
@ -167,6 +187,7 @@ main_i2c1: i2c@2010000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 111 1>;
|
||||
power-domains = <&k3_pds 111 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c2: i2c@2020000 {
|
||||
|
|
@ -178,6 +199,7 @@ main_i2c2: i2c@2020000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 112 1>;
|
||||
power-domains = <&k3_pds 112 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c3: i2c@2030000 {
|
||||
|
|
@ -189,6 +211,7 @@ main_i2c3: i2c@2030000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 113 1>;
|
||||
power-domains = <&k3_pds 113 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ecap0: pwm@3100000 {
|
||||
|
|
@ -198,6 +221,7 @@ ecap0: pwm@3100000 {
|
|||
power-domains = <&k3_pds 39 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 39 0>;
|
||||
clock-names = "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi0: spi@2100000 {
|
||||
|
|
@ -210,6 +234,7 @@ main_spi0: spi@2100000 {
|
|||
#size-cells = <0>;
|
||||
dmas = <&main_udmap 0xc500>, <&main_udmap 0x4500>;
|
||||
dma-names = "tx0", "rx0";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi1: spi@2110000 {
|
||||
|
|
@ -222,6 +247,7 @@ main_spi1: spi@2110000 {
|
|||
#size-cells = <0>;
|
||||
assigned-clocks = <&k3_clks 137 1>;
|
||||
assigned-clock-rates = <48000000>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi2: spi@2120000 {
|
||||
|
|
@ -232,6 +258,7 @@ main_spi2: spi@2120000 {
|
|||
power-domains = <&k3_pds 139 TI_SCI_PD_EXCLUSIVE>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi3: spi@2130000 {
|
||||
|
|
@ -242,6 +269,7 @@ main_spi3: spi@2130000 {
|
|||
power-domains = <&k3_pds 140 TI_SCI_PD_EXCLUSIVE>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi4: spi@2140000 {
|
||||
|
|
@ -252,6 +280,151 @@ main_spi4: spi@2140000 {
|
|||
power-domains = <&k3_pds 141 TI_SCI_PD_EXCLUSIVE>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_timer0: timer@2400000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2400000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 23 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 23 0>;
|
||||
assigned-clock-parents = <&k3_clks 23 1>;
|
||||
power-domains = <&k3_pds 23 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer1: timer@2410000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2410000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 24 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 24 0>;
|
||||
assigned-clock-parents = <&k3_clks 24 1>;
|
||||
power-domains = <&k3_pds 24 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer2: timer@2420000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2420000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 27 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 27 0>;
|
||||
assigned-clock-parents = <&k3_clks 27 1>;
|
||||
power-domains = <&k3_pds 27 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer3: timer@2430000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2430000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 28 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 28 0>;
|
||||
assigned-clock-parents = <&k3_clks 28 1>;
|
||||
power-domains = <&k3_pds 28 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer4: timer@2440000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2440000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 29 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 29 0>;
|
||||
assigned-clock-parents = <&k3_clks 29 1>;
|
||||
power-domains = <&k3_pds 29 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer5: timer@2450000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2450000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 30 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 30 0>;
|
||||
assigned-clock-parents = <&k3_clks 30 1>;
|
||||
power-domains = <&k3_pds 30 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer6: timer@2460000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2460000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 31 0>;
|
||||
assigned-clocks = <&k3_clks 31 0>;
|
||||
assigned-clock-parents = <&k3_clks 31 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 31 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer7: timer@2470000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2470000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 32 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 32 0>;
|
||||
assigned-clock-parents = <&k3_clks 32 1>;
|
||||
power-domains = <&k3_pds 32 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer8: timer@2480000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2480000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 33 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 33 0>;
|
||||
assigned-clock-parents = <&k3_clks 33 1>;
|
||||
power-domains = <&k3_pds 33 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer9: timer@2490000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x2490000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 34 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 34 0>;
|
||||
assigned-clock-parents = <&k3_clks 34 1>;
|
||||
power-domains = <&k3_pds 34 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer10: timer@24a0000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x24a0000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 25 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 25 0>;
|
||||
assigned-clock-parents = <&k3_clks 25 1>;
|
||||
power-domains = <&k3_pds 25 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
main_timer11: timer@24b0000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x24b0000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 235 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 26 0>;
|
||||
clock-names = "fck";
|
||||
assigned-clocks = <&k3_clks 26 0>;
|
||||
assigned-clock-parents = <&k3_clks 26 1>;
|
||||
power-domains = <&k3_pds 26 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
};
|
||||
|
||||
sdhci0: mmc@4f80000 {
|
||||
|
|
@ -342,7 +515,7 @@ serdes_mux: mux-controller {
|
|||
|
||||
dss_oldi_io_ctrl: dss-oldi-io-ctrl@41e0 {
|
||||
compatible = "syscon";
|
||||
reg = <0x0000041e0 0x14>;
|
||||
reg = <0x000041e0 0x14>;
|
||||
};
|
||||
|
||||
ehrpwm_tbclk: clock@4140 {
|
||||
|
|
@ -501,6 +674,7 @@ mailbox0_cluster0: mailbox@31f80000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster1: mailbox@31f81000 {
|
||||
|
|
@ -510,6 +684,7 @@ mailbox0_cluster1: mailbox@31f81000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster2: mailbox@31f82000 {
|
||||
|
|
@ -519,6 +694,7 @@ mailbox0_cluster2: mailbox@31f82000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster3: mailbox@31f83000 {
|
||||
|
|
@ -528,6 +704,7 @@ mailbox0_cluster3: mailbox@31f83000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster4: mailbox@31f84000 {
|
||||
|
|
@ -537,6 +714,7 @@ mailbox0_cluster4: mailbox@31f84000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster5: mailbox@31f85000 {
|
||||
|
|
@ -546,6 +724,7 @@ mailbox0_cluster5: mailbox@31f85000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster6: mailbox@31f86000 {
|
||||
|
|
@ -555,6 +734,7 @@ mailbox0_cluster6: mailbox@31f86000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster7: mailbox@31f87000 {
|
||||
|
|
@ -564,6 +744,7 @@ mailbox0_cluster7: mailbox@31f87000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster8: mailbox@31f88000 {
|
||||
|
|
@ -573,6 +754,7 @@ mailbox0_cluster8: mailbox@31f88000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster9: mailbox@31f89000 {
|
||||
|
|
@ -582,6 +764,7 @@ mailbox0_cluster9: mailbox@31f89000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster10: mailbox@31f8a000 {
|
||||
|
|
@ -591,6 +774,7 @@ mailbox0_cluster10: mailbox@31f8a000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster11: mailbox@31f8b000 {
|
||||
|
|
@ -600,6 +784,7 @@ mailbox0_cluster11: mailbox@31f8b000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&intr_main_navss>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ringacc: ringacc@3c000000 {
|
||||
|
|
@ -707,6 +892,7 @@ pcie0_rc: pcie@5500000 {
|
|||
interrupts = <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>;
|
||||
msi-map = <0x0 &gic_its 0x0 0x10000>;
|
||||
device_type = "pci";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pcie0_ep: pcie-ep@5500000 {
|
||||
|
|
@ -720,6 +906,7 @@ pcie0_ep: pcie-ep@5500000 {
|
|||
max-link-speed = <2>;
|
||||
dma-coherent;
|
||||
interrupts = <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pcie1_rc: pcie@5600000 {
|
||||
|
|
@ -740,6 +927,7 @@ pcie1_rc: pcie@5600000 {
|
|||
interrupts = <GIC_SPI 355 IRQ_TYPE_EDGE_RISING>;
|
||||
msi-map = <0x0 &gic_its 0x10000 0x10000>;
|
||||
device_type = "pci";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pcie1_ep: pcie-ep@5600000 {
|
||||
|
|
@ -753,6 +941,7 @@ pcie1_ep: pcie-ep@5600000 {
|
|||
max-link-speed = <2>;
|
||||
dma-coherent;
|
||||
interrupts = <GIC_SPI 355 IRQ_TYPE_EDGE_RISING>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp0: mcasp@2b00000 {
|
||||
|
|
@ -770,6 +959,7 @@ mcasp0: mcasp@2b00000 {
|
|||
clocks = <&k3_clks 104 0>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 104 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp1: mcasp@2b10000 {
|
||||
|
|
@ -787,6 +977,7 @@ mcasp1: mcasp@2b10000 {
|
|||
clocks = <&k3_clks 105 0>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp2: mcasp@2b20000 {
|
||||
|
|
@ -804,6 +995,7 @@ mcasp2: mcasp@2b20000 {
|
|||
clocks = <&k3_clks 106 0>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 106 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
cal: cal@6f03000 {
|
||||
|
|
@ -874,6 +1066,7 @@ ehrpwm0: pwm@3000000 {
|
|||
power-domains = <&k3_pds 40 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 0>, <&k3_clks 40 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ehrpwm1: pwm@3010000 {
|
||||
|
|
@ -883,6 +1076,7 @@ ehrpwm1: pwm@3010000 {
|
|||
power-domains = <&k3_pds 41 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 1>, <&k3_clks 41 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ehrpwm2: pwm@3020000 {
|
||||
|
|
@ -892,6 +1086,7 @@ ehrpwm2: pwm@3020000 {
|
|||
power-domains = <&k3_pds 42 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 2>, <&k3_clks 42 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ehrpwm3: pwm@3030000 {
|
||||
|
|
@ -901,6 +1096,7 @@ ehrpwm3: pwm@3030000 {
|
|||
power-domains = <&k3_pds 43 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 3>, <&k3_clks 43 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ehrpwm4: pwm@3040000 {
|
||||
|
|
@ -910,6 +1106,7 @@ ehrpwm4: pwm@3040000 {
|
|||
power-domains = <&k3_pds 44 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 4>, <&k3_clks 44 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ehrpwm5: pwm@3050000 {
|
||||
|
|
@ -919,6 +1116,7 @@ ehrpwm5: pwm@3050000 {
|
|||
power-domains = <&k3_pds 45 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 5>, <&k3_clks 45 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
icssg0: icssg@b000000 {
|
||||
|
|
@ -1059,6 +1257,7 @@ icssg0_mdio: mdio@32400 {
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
bus_freq = <1000000>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
|
|
@ -1200,6 +1399,7 @@ icssg1_mdio: mdio@32400 {
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
bus_freq = <1000000>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
|
|
@ -1341,6 +1541,7 @@ icssg2_mdio: mdio@32400 {
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
bus_freq = <1000000>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -20,13 +20,32 @@ phy_gmii_sel: phy@4040 {
|
|||
};
|
||||
};
|
||||
|
||||
/* MCU_TIMERIO pad input CTRLMMR_MCU_TIMER*_CTRL registers */
|
||||
mcu_timerio_input: pinctrl@40f04200 {
|
||||
compatible = "pinctrl-single";
|
||||
reg = <0x0 0x40f04200 0x0 0x10>;
|
||||
#pinctrl-cells = <1>;
|
||||
pinctrl-single,register-width = <32>;
|
||||
pinctrl-single,function-mask = <0x00000101>;
|
||||
};
|
||||
|
||||
/* MCU_TIMERIO pad output CTRLMMR_MCU_TIMERIO*_CTRL registers */
|
||||
mcu_timerio_output: pinctrl@40f04280 {
|
||||
compatible = "pinctrl-single";
|
||||
reg = <0x0 0x40f04280 0x0 0x8>;
|
||||
#pinctrl-cells = <1>;
|
||||
pinctrl-single,register-width = <32>;
|
||||
pinctrl-single,function-mask = <0x00000003>;
|
||||
};
|
||||
|
||||
mcu_uart0: serial@40a00000 {
|
||||
compatible = "ti,am654-uart";
|
||||
reg = <0x00 0x40a00000 0x00 0x100>;
|
||||
interrupts = <GIC_SPI 565 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clock-frequency = <96000000>;
|
||||
current-speed = <115200>;
|
||||
power-domains = <&k3_pds 149 TI_SCI_PD_EXCLUSIVE>;
|
||||
reg = <0x00 0x40a00000 0x00 0x100>;
|
||||
interrupts = <GIC_SPI 565 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clock-frequency = <96000000>;
|
||||
current-speed = <115200>;
|
||||
power-domains = <&k3_pds 149 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_ram: sram@41c00000 {
|
||||
|
|
@ -46,6 +65,7 @@ mcu_i2c0: i2c@40b00000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 114 1>;
|
||||
power-domains = <&k3_pds 114 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_spi0: spi@40300000 {
|
||||
|
|
@ -56,6 +76,7 @@ mcu_spi0: spi@40300000 {
|
|||
power-domains = <&k3_pds 142 TI_SCI_PD_EXCLUSIVE>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_spi1: spi@40310000 {
|
||||
|
|
@ -66,6 +87,7 @@ mcu_spi1: spi@40310000 {
|
|||
power-domains = <&k3_pds 143 TI_SCI_PD_EXCLUSIVE>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_spi2: spi@40320000 {
|
||||
|
|
@ -76,6 +98,7 @@ mcu_spi2: spi@40320000 {
|
|||
power-domains = <&k3_pds 144 TI_SCI_PD_EXCLUSIVE>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
tscadc0: tscadc@40200000 {
|
||||
|
|
@ -85,7 +108,7 @@ tscadc0: tscadc@40200000 {
|
|||
clocks = <&k3_clks 0 2>;
|
||||
assigned-clocks = <&k3_clks 0 2>;
|
||||
assigned-clock-rates = <60000000>;
|
||||
clock-names = "adc_tsc_fck";
|
||||
clock-names = "fck";
|
||||
dmas = <&mcu_udmap 0x7100>,
|
||||
<&mcu_udmap 0x7101 >;
|
||||
dma-names = "fifo0", "fifo1";
|
||||
|
|
@ -103,7 +126,7 @@ tscadc1: tscadc@40210000 {
|
|||
clocks = <&k3_clks 1 2>;
|
||||
assigned-clocks = <&k3_clks 1 2>;
|
||||
assigned-clock-rates = <60000000>;
|
||||
clock-names = "adc_tsc_fck";
|
||||
clock-names = "fck";
|
||||
dmas = <&mcu_udmap 0x7102>,
|
||||
<&mcu_udmap 0x7103>;
|
||||
dma-names = "fifo0", "fifo1";
|
||||
|
|
@ -114,6 +137,51 @@ adc {
|
|||
};
|
||||
};
|
||||
|
||||
/*
|
||||
* The MCU domain timer interrupts are routed only to the ESM module,
|
||||
* and not currently available for Linux. The MCU domain timers are
|
||||
* of limited use without interrupts, and likely reserved by the ESM.
|
||||
*/
|
||||
mcu_timer0: timer@40400000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x40400000 0x00 0x400>;
|
||||
clocks = <&k3_clks 35 0>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 35 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
status = "reserved";
|
||||
};
|
||||
|
||||
mcu_timer1: timer@40410000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x40410000 0x00 0x400>;
|
||||
clocks = <&k3_clks 36 0>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 36 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
status = "reserved";
|
||||
};
|
||||
|
||||
mcu_timer2: timer@40420000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x40420000 0x00 0x400>;
|
||||
clocks = <&k3_clks 37 0>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 37 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
status = "reserved";
|
||||
};
|
||||
|
||||
mcu_timer3: timer@40430000 {
|
||||
compatible = "ti,am654-timer";
|
||||
reg = <0x00 0x40430000 0x00 0x400>;
|
||||
clocks = <&k3_clks 38 0>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 38 TI_SCI_PD_EXCLUSIVE>;
|
||||
ti,timer-pwm;
|
||||
status = "reserved";
|
||||
};
|
||||
|
||||
mcu_navss: bus@28380000 {
|
||||
compatible = "simple-mfd";
|
||||
#address-cells = <2>;
|
||||
|
|
@ -172,6 +240,7 @@ m_can0: mcan@40528000 {
|
|||
<GIC_SPI 545 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
m_can1: mcan@40568000 {
|
||||
|
|
@ -187,6 +256,7 @@ m_can1: mcan@40568000 {
|
|||
<GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
fss: fss@47000000 {
|
||||
|
|
@ -273,6 +343,7 @@ davinci_mdio: mdio@f00 {
|
|||
clocks = <&k3_clks 5 10>;
|
||||
clock-names = "fck";
|
||||
bus_freq = <1000000>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
cpts@3d000 {
|
||||
|
|
|
|||
|
|
@ -54,6 +54,7 @@ wkup_uart0: serial@42300000 {
|
|||
clock-frequency = <48000000>;
|
||||
current-speed = <115200>;
|
||||
power-domains = <&k3_pds 150 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
wkup_i2c0: i2c@42120000 {
|
||||
|
|
@ -65,6 +66,7 @@ wkup_i2c0: i2c@42120000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 115 1>;
|
||||
power-domains = <&k3_pds 115 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
intr_wkup_gpio: interrupt-controller@42200000 {
|
||||
|
|
|
|||
|
|
@ -50,6 +50,7 @@ AM65X_IOPAD(0x0194, PIN_INPUT, 1) /* (E24) UART0_RIN */
|
|||
};
|
||||
|
||||
&main_uart0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_uart0_pins_default>;
|
||||
};
|
||||
|
|
|
|||
|
|
@ -271,13 +271,20 @@ &wkup_uart0 {
|
|||
status = "reserved";
|
||||
};
|
||||
|
||||
&mcu_uart0 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_uart0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_uart0_pins_default>;
|
||||
power-domains = <&k3_pds 146 TI_SCI_PD_SHARED>;
|
||||
};
|
||||
|
||||
&wkup_i2c0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&wkup_i2c0_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -296,7 +303,13 @@ pca9554: gpio@39 {
|
|||
};
|
||||
};
|
||||
|
||||
&mcu_i2c0 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_i2c0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c0_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -310,23 +323,27 @@ pca9555: gpio@21 {
|
|||
};
|
||||
|
||||
&main_i2c1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c1_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
};
|
||||
|
||||
&main_i2c2 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c2_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
};
|
||||
|
||||
&ecap0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&ecap0_pins_default>;
|
||||
};
|
||||
|
||||
&main_spi0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_spi0_pins_default>;
|
||||
#address-cells = <1>;
|
||||
|
|
@ -398,31 +415,8 @@ &serdes1 {
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
&pcie0_rc {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&pcie0_ep {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&pcie1_rc {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&pcie1_ep {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&m_can0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&m_can1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster0 {
|
||||
status = "okay";
|
||||
interrupts = <436>;
|
||||
|
||||
mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
|
||||
|
|
@ -432,6 +426,7 @@ mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster1 {
|
||||
status = "okay";
|
||||
interrupts = <432>;
|
||||
|
||||
mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
|
||||
|
|
@ -440,46 +435,6 @@ mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
|
|||
};
|
||||
};
|
||||
|
||||
&mailbox0_cluster2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster10 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster11 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_r5fss0_core0 {
|
||||
memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
|
||||
<&mcu_r5fss0_core0_memory_region>;
|
||||
|
|
@ -512,10 +467,14 @@ flash@0 {
|
|||
|
||||
&mcu_cpsw {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mcu_cpsw_pins_default &mcu_mdio_pins_default>;
|
||||
pinctrl-0 = <&mcu_cpsw_pins_default>;
|
||||
};
|
||||
|
||||
&davinci_mdio {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mcu_mdio_pins_default>;
|
||||
|
||||
phy0: ethernet-phy@0 {
|
||||
reg = <0>;
|
||||
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
|
||||
|
|
@ -528,30 +487,6 @@ &cpsw_port1 {
|
|||
phy-handle = <&phy0>;
|
||||
};
|
||||
|
||||
&mcasp0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&dss {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&icssg0_mdio {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&icssg1_mdio {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&icssg2_mdio {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -50,7 +50,3 @@ &sdhci0 {
|
|||
ti,driver-strength-ohm = <50>;
|
||||
disable-wp;
|
||||
};
|
||||
|
||||
&main_uart0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -154,51 +154,27 @@ &wkup_uart0 {
|
|||
status = "reserved";
|
||||
};
|
||||
|
||||
&mcu_uart0 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_uart0 {
|
||||
status = "okay";
|
||||
/* Shared with ATF on this platform */
|
||||
power-domains = <&k3_pds 146 TI_SCI_PD_SHARED>;
|
||||
};
|
||||
|
||||
&main_uart1 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_uart2 {
|
||||
/* MAIN UART 2 is used by R5F firmware */
|
||||
status = "reserved";
|
||||
};
|
||||
|
||||
&main_uart3 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart4 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart5 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart6 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart7 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart8 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart9 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_gpio2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
@ -234,6 +210,7 @@ &cpsw_port1 {
|
|||
};
|
||||
|
||||
&main_i2c0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c0_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -261,6 +238,7 @@ exp2: gpio@22 {
|
|||
* The i2c1 of the CPB (as it is labeled) is not connected to j7200.
|
||||
*/
|
||||
&main_i2c1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c1_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
|
|||
|
|
@ -142,6 +142,7 @@ mailbox0_cluster0: mailbox@31f80000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster1: mailbox@31f81000 {
|
||||
|
|
@ -151,6 +152,7 @@ mailbox0_cluster1: mailbox@31f81000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster2: mailbox@31f82000 {
|
||||
|
|
@ -160,6 +162,7 @@ mailbox0_cluster2: mailbox@31f82000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster3: mailbox@31f83000 {
|
||||
|
|
@ -169,6 +172,7 @@ mailbox0_cluster3: mailbox@31f83000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster4: mailbox@31f84000 {
|
||||
|
|
@ -178,6 +182,7 @@ mailbox0_cluster4: mailbox@31f84000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster5: mailbox@31f85000 {
|
||||
|
|
@ -187,6 +192,7 @@ mailbox0_cluster5: mailbox@31f85000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster6: mailbox@31f86000 {
|
||||
|
|
@ -196,6 +202,7 @@ mailbox0_cluster6: mailbox@31f86000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster7: mailbox@31f87000 {
|
||||
|
|
@ -205,6 +212,7 @@ mailbox0_cluster7: mailbox@31f87000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster8: mailbox@31f88000 {
|
||||
|
|
@ -214,6 +222,7 @@ mailbox0_cluster8: mailbox@31f88000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster9: mailbox@31f89000 {
|
||||
|
|
@ -223,6 +232,7 @@ mailbox0_cluster9: mailbox@31f89000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster10: mailbox@31f8a000 {
|
||||
|
|
@ -232,6 +242,7 @@ mailbox0_cluster10: mailbox@31f8a000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster11: mailbox@31f8b000 {
|
||||
|
|
@ -241,6 +252,7 @@ mailbox0_cluster11: mailbox@31f8b000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_ringacc: ringacc@3c000000 {
|
||||
|
|
@ -319,6 +331,7 @@ main_uart0: serial@2800000 {
|
|||
power-domains = <&k3_pds 146 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 146 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart1: serial@2810000 {
|
||||
|
|
@ -330,6 +343,7 @@ main_uart1: serial@2810000 {
|
|||
power-domains = <&k3_pds 278 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 278 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart2: serial@2820000 {
|
||||
|
|
@ -341,6 +355,7 @@ main_uart2: serial@2820000 {
|
|||
power-domains = <&k3_pds 279 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 279 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart3: serial@2830000 {
|
||||
|
|
@ -352,6 +367,7 @@ main_uart3: serial@2830000 {
|
|||
power-domains = <&k3_pds 280 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 280 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart4: serial@2840000 {
|
||||
|
|
@ -363,6 +379,7 @@ main_uart4: serial@2840000 {
|
|||
power-domains = <&k3_pds 281 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 281 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart5: serial@2850000 {
|
||||
|
|
@ -374,6 +391,7 @@ main_uart5: serial@2850000 {
|
|||
power-domains = <&k3_pds 282 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 282 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart6: serial@2860000 {
|
||||
|
|
@ -385,6 +403,7 @@ main_uart6: serial@2860000 {
|
|||
power-domains = <&k3_pds 283 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 283 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart7: serial@2870000 {
|
||||
|
|
@ -396,6 +415,7 @@ main_uart7: serial@2870000 {
|
|||
power-domains = <&k3_pds 284 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 284 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart8: serial@2880000 {
|
||||
|
|
@ -407,6 +427,7 @@ main_uart8: serial@2880000 {
|
|||
power-domains = <&k3_pds 285 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 285 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart9: serial@2890000 {
|
||||
|
|
@ -418,6 +439,7 @@ main_uart9: serial@2890000 {
|
|||
power-domains = <&k3_pds 286 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 286 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c0: i2c@2000000 {
|
||||
|
|
@ -429,6 +451,7 @@ main_i2c0: i2c@2000000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 187 1>;
|
||||
power-domains = <&k3_pds 187 TI_SCI_PD_SHARED>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c1: i2c@2010000 {
|
||||
|
|
@ -440,6 +463,7 @@ main_i2c1: i2c@2010000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 188 1>;
|
||||
power-domains = <&k3_pds 188 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c2: i2c@2020000 {
|
||||
|
|
@ -451,6 +475,7 @@ main_i2c2: i2c@2020000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 189 1>;
|
||||
power-domains = <&k3_pds 189 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c3: i2c@2030000 {
|
||||
|
|
@ -462,6 +487,7 @@ main_i2c3: i2c@2030000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 190 1>;
|
||||
power-domains = <&k3_pds 190 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c4: i2c@2040000 {
|
||||
|
|
@ -473,6 +499,7 @@ main_i2c4: i2c@2040000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 191 1>;
|
||||
power-domains = <&k3_pds 191 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c5: i2c@2050000 {
|
||||
|
|
@ -484,6 +511,7 @@ main_i2c5: i2c@2050000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 192 1>;
|
||||
power-domains = <&k3_pds 192 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c6: i2c@2060000 {
|
||||
|
|
@ -495,6 +523,7 @@ main_i2c6: i2c@2060000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 193 1>;
|
||||
power-domains = <&k3_pds 193 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_sdhci0: mmc@4f80000 {
|
||||
|
|
|
|||
|
|
@ -79,6 +79,7 @@ wkup_uart0: serial@42300000 {
|
|||
power-domains = <&k3_pds 287 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 287 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_uart0: serial@40a00000 {
|
||||
|
|
@ -90,6 +91,7 @@ mcu_uart0: serial@40a00000 {
|
|||
power-domains = <&k3_pds 149 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 149 2>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
wkup_gpio_intr: interrupt-controller@42200000 {
|
||||
|
|
@ -249,6 +251,7 @@ mcu_i2c0: i2c@40b00000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 194 1>;
|
||||
power-domains = <&k3_pds 194 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_i2c1: i2c@40b10000 {
|
||||
|
|
@ -260,6 +263,7 @@ mcu_i2c1: i2c@40b10000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 195 1>;
|
||||
power-domains = <&k3_pds 195 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
wkup_i2c0: i2c@42120000 {
|
||||
|
|
@ -271,6 +275,7 @@ wkup_i2c0: i2c@42120000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 197 1>;
|
||||
power-domains = <&k3_pds 197 TI_SCI_PD_SHARED>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
fss: syscon@47000000 {
|
||||
|
|
@ -325,7 +330,7 @@ tscadc0: tscadc@40200000 {
|
|||
clocks = <&k3_clks 0 1>;
|
||||
assigned-clocks = <&k3_clks 0 3>;
|
||||
assigned-clock-rates = <60000000>;
|
||||
clock-names = "adc_tsc_fck";
|
||||
clock-names = "fck";
|
||||
dmas = <&main_udmap 0x7400>,
|
||||
<&main_udmap 0x7401>;
|
||||
dma-names = "fifo0", "fifo1";
|
||||
|
|
@ -386,7 +391,6 @@ mcu_crypto: crypto@40900000 {
|
|||
dmas = <&mcu_udmap 0xf501>, <&mcu_udmap 0x7502>,
|
||||
<&mcu_udmap 0x7503>;
|
||||
dma-names = "tx", "rx1", "rx2";
|
||||
dma-coherent;
|
||||
|
||||
rng: rng@40910000 {
|
||||
compatible = "inside-secure,safexcel-eip76";
|
||||
|
|
|
|||
|
|
@ -144,6 +144,7 @@ flash@0,0 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster0 {
|
||||
status = "okay";
|
||||
interrupts = <436>;
|
||||
|
||||
mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
|
||||
|
|
@ -158,6 +159,7 @@ mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster1 {
|
||||
status = "okay";
|
||||
interrupts = <432>;
|
||||
|
||||
mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
|
||||
|
|
@ -171,46 +173,6 @@ mbox_main_r5fss0_core1: mbox-main-r5fss0-core1 {
|
|||
};
|
||||
};
|
||||
|
||||
&mailbox0_cluster2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster10 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster11 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_r5fss0_core0 {
|
||||
mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core0>;
|
||||
memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
|
||||
|
|
|
|||
1055
arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts
Normal file
1055
arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts
Normal file
File diff suppressed because it is too large
Load Diff
|
|
@ -96,7 +96,7 @@ vdd_sd_dv_alt: gpio-regulator-TLV71033 {
|
|||
<3300000 0x1>;
|
||||
};
|
||||
|
||||
sound0: sound@0 {
|
||||
sound0: sound-0 {
|
||||
compatible = "ti,j721e-cpb-audio";
|
||||
model = "j721e-cpb";
|
||||
|
||||
|
|
@ -370,38 +370,30 @@ &wkup_uart0 {
|
|||
status = "reserved";
|
||||
};
|
||||
|
||||
&mcu_uart0 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_uart0 {
|
||||
status = "okay";
|
||||
/* Shared with ATF on this platform */
|
||||
power-domains = <&k3_pds 146 TI_SCI_PD_SHARED>;
|
||||
};
|
||||
|
||||
&main_uart3 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
&main_uart1 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_uart5 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
&main_uart2 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_uart6 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart7 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart8 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart9 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
&main_uart4 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_gpio2 {
|
||||
|
|
@ -537,6 +529,7 @@ adc {
|
|||
};
|
||||
|
||||
&main_i2c0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c0_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -573,6 +566,7 @@ p10-hog {
|
|||
};
|
||||
|
||||
&main_i2c1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c1_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -598,6 +592,7 @@ &k3_clks {
|
|||
};
|
||||
|
||||
&main_i2c3 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c3_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -636,6 +631,7 @@ pcm3168a_1: audio-codec@44 {
|
|||
};
|
||||
|
||||
&main_i2c6 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c6_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -713,47 +709,8 @@ dp0_out: endpoint {
|
|||
};
|
||||
};
|
||||
|
||||
&mcasp0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp10 {
|
||||
status = "okay";
|
||||
#sound-dai-cells = <0>;
|
||||
|
||||
pinctrl-names = "default";
|
||||
|
|
@ -771,10 +728,6 @@ &mcasp10 {
|
|||
rx-num-evt = <0>;
|
||||
};
|
||||
|
||||
&mcasp11 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&cmn_refclk1 {
|
||||
clock-frequency = <100000000>;
|
||||
};
|
||||
|
|
@ -925,73 +878,29 @@ &icssg1_mdio {
|
|||
};
|
||||
|
||||
&mcu_mcan0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mcu_mcan0_pins_default>;
|
||||
phys = <&transceiver1>;
|
||||
};
|
||||
|
||||
&mcu_mcan1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mcu_mcan1_pins_default>;
|
||||
phys = <&transceiver2>;
|
||||
};
|
||||
|
||||
&main_mcan0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_mcan0_pins_default>;
|
||||
phys = <&transceiver3>;
|
||||
};
|
||||
|
||||
&main_mcan1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan2 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_mcan2_pins_default>;
|
||||
phys = <&transceiver4>;
|
||||
};
|
||||
|
||||
&main_mcan3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan10 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan11 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan12 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan13 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -66,7 +66,73 @@ usb_serdes_mux: mux-controller@4000 {
|
|||
#mux-control-cells = <1>;
|
||||
mux-reg-masks = <0x4000 0x8000000>, /* USB0 to SERDES0/3 mux */
|
||||
<0x4010 0x8000000>; /* USB1 to SERDES1/2 mux */
|
||||
};
|
||||
};
|
||||
|
||||
ehrpwm_tbclk: clock-controller@4140 {
|
||||
compatible = "ti,am654-ehrpwm-tbclk", "syscon";
|
||||
reg = <0x4140 0x18>;
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
};
|
||||
|
||||
main_ehrpwm0: pwm@3000000 {
|
||||
compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
|
||||
#pwm-cells = <3>;
|
||||
reg = <0x00 0x3000000 0x00 0x100>;
|
||||
power-domains = <&k3_pds 83 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 0>, <&k3_clks 83 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_ehrpwm1: pwm@3010000 {
|
||||
compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
|
||||
#pwm-cells = <3>;
|
||||
reg = <0x00 0x3010000 0x00 0x100>;
|
||||
power-domains = <&k3_pds 84 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 1>, <&k3_clks 84 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_ehrpwm2: pwm@3020000 {
|
||||
compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
|
||||
#pwm-cells = <3>;
|
||||
reg = <0x00 0x3020000 0x00 0x100>;
|
||||
power-domains = <&k3_pds 85 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 2>, <&k3_clks 85 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_ehrpwm3: pwm@3030000 {
|
||||
compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
|
||||
#pwm-cells = <3>;
|
||||
reg = <0x00 0x3030000 0x00 0x100>;
|
||||
power-domains = <&k3_pds 86 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 3>, <&k3_clks 86 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_ehrpwm4: pwm@3040000 {
|
||||
compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
|
||||
#pwm-cells = <3>;
|
||||
reg = <0x00 0x3040000 0x00 0x100>;
|
||||
power-domains = <&k3_pds 87 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 4>, <&k3_clks 87 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_ehrpwm5: pwm@3050000 {
|
||||
compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
|
||||
#pwm-cells = <3>;
|
||||
reg = <0x00 0x3050000 0x00 0x100>;
|
||||
power-domains = <&k3_pds 88 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&ehrpwm_tbclk 5>, <&k3_clks 88 0>;
|
||||
clock-names = "tbclk", "fck";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
gic500: interrupt-controller@1800000 {
|
||||
|
|
@ -176,6 +242,7 @@ mailbox0_cluster0: mailbox@31f80000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster1: mailbox@31f81000 {
|
||||
|
|
@ -185,6 +252,7 @@ mailbox0_cluster1: mailbox@31f81000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster2: mailbox@31f82000 {
|
||||
|
|
@ -194,6 +262,7 @@ mailbox0_cluster2: mailbox@31f82000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster3: mailbox@31f83000 {
|
||||
|
|
@ -203,6 +272,7 @@ mailbox0_cluster3: mailbox@31f83000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster4: mailbox@31f84000 {
|
||||
|
|
@ -212,6 +282,7 @@ mailbox0_cluster4: mailbox@31f84000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster5: mailbox@31f85000 {
|
||||
|
|
@ -221,6 +292,7 @@ mailbox0_cluster5: mailbox@31f85000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster6: mailbox@31f86000 {
|
||||
|
|
@ -230,6 +302,7 @@ mailbox0_cluster6: mailbox@31f86000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster7: mailbox@31f87000 {
|
||||
|
|
@ -239,6 +312,7 @@ mailbox0_cluster7: mailbox@31f87000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster8: mailbox@31f88000 {
|
||||
|
|
@ -248,6 +322,7 @@ mailbox0_cluster8: mailbox@31f88000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster9: mailbox@31f89000 {
|
||||
|
|
@ -257,6 +332,7 @@ mailbox0_cluster9: mailbox@31f89000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster10: mailbox@31f8a000 {
|
||||
|
|
@ -266,6 +342,7 @@ mailbox0_cluster10: mailbox@31f8a000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster11: mailbox@31f8b000 {
|
||||
|
|
@ -275,6 +352,7 @@ mailbox0_cluster11: mailbox@31f8b000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_ringacc: ringacc@3c000000 {
|
||||
|
|
@ -337,13 +415,11 @@ main_crypto: crypto@4e00000 {
|
|||
dmas = <&main_udmap 0xc000>, <&main_udmap 0x4000>,
|
||||
<&main_udmap 0x4001>;
|
||||
dma-names = "tx", "rx1", "rx2";
|
||||
dma-coherent;
|
||||
|
||||
rng: rng@4e10000 {
|
||||
compatible = "inside-secure,safexcel-eip76";
|
||||
reg = <0x0 0x4e10000 0x0 0x7d>;
|
||||
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&k3_clks 264 2>;
|
||||
};
|
||||
};
|
||||
|
||||
|
|
@ -840,6 +916,7 @@ main_uart0: serial@2800000 {
|
|||
power-domains = <&k3_pds 146 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 146 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart1: serial@2810000 {
|
||||
|
|
@ -851,6 +928,7 @@ main_uart1: serial@2810000 {
|
|||
power-domains = <&k3_pds 278 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 278 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart2: serial@2820000 {
|
||||
|
|
@ -862,6 +940,7 @@ main_uart2: serial@2820000 {
|
|||
power-domains = <&k3_pds 279 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 279 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart3: serial@2830000 {
|
||||
|
|
@ -873,6 +952,7 @@ main_uart3: serial@2830000 {
|
|||
power-domains = <&k3_pds 280 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 280 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart4: serial@2840000 {
|
||||
|
|
@ -884,6 +964,7 @@ main_uart4: serial@2840000 {
|
|||
power-domains = <&k3_pds 281 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 281 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart5: serial@2850000 {
|
||||
|
|
@ -895,6 +976,7 @@ main_uart5: serial@2850000 {
|
|||
power-domains = <&k3_pds 282 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 282 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart6: serial@2860000 {
|
||||
|
|
@ -906,6 +988,7 @@ main_uart6: serial@2860000 {
|
|||
power-domains = <&k3_pds 283 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 283 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart7: serial@2870000 {
|
||||
|
|
@ -917,6 +1000,7 @@ main_uart7: serial@2870000 {
|
|||
power-domains = <&k3_pds 284 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 284 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart8: serial@2880000 {
|
||||
|
|
@ -928,6 +1012,7 @@ main_uart8: serial@2880000 {
|
|||
power-domains = <&k3_pds 285 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 285 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart9: serial@2890000 {
|
||||
|
|
@ -939,6 +1024,7 @@ main_uart9: serial@2890000 {
|
|||
power-domains = <&k3_pds 286 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 286 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_gpio0: gpio@600000 {
|
||||
|
|
@ -1219,6 +1305,7 @@ main_i2c0: i2c@2000000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 187 0>;
|
||||
power-domains = <&k3_pds 187 TI_SCI_PD_SHARED>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c1: i2c@2010000 {
|
||||
|
|
@ -1230,6 +1317,7 @@ main_i2c1: i2c@2010000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 188 0>;
|
||||
power-domains = <&k3_pds 188 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c2: i2c@2020000 {
|
||||
|
|
@ -1241,6 +1329,7 @@ main_i2c2: i2c@2020000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 189 0>;
|
||||
power-domains = <&k3_pds 189 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c3: i2c@2030000 {
|
||||
|
|
@ -1252,6 +1341,7 @@ main_i2c3: i2c@2030000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 190 0>;
|
||||
power-domains = <&k3_pds 190 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c4: i2c@2040000 {
|
||||
|
|
@ -1263,6 +1353,7 @@ main_i2c4: i2c@2040000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 191 0>;
|
||||
power-domains = <&k3_pds 191 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c5: i2c@2050000 {
|
||||
|
|
@ -1274,6 +1365,7 @@ main_i2c5: i2c@2050000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 192 0>;
|
||||
power-domains = <&k3_pds 192 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c6: i2c@2060000 {
|
||||
|
|
@ -1285,6 +1377,7 @@ main_i2c6: i2c@2060000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 193 0>;
|
||||
power-domains = <&k3_pds 193 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ufs_wrapper: ufs-wrapper@4e80000 {
|
||||
|
|
@ -1408,6 +1501,7 @@ mcasp0: mcasp@2b00000 {
|
|||
clocks = <&k3_clks 174 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 174 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp1: mcasp@2b10000 {
|
||||
|
|
@ -1425,6 +1519,7 @@ mcasp1: mcasp@2b10000 {
|
|||
clocks = <&k3_clks 175 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 175 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp2: mcasp@2b20000 {
|
||||
|
|
@ -1442,6 +1537,7 @@ mcasp2: mcasp@2b20000 {
|
|||
clocks = <&k3_clks 176 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 176 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp3: mcasp@2b30000 {
|
||||
|
|
@ -1459,6 +1555,7 @@ mcasp3: mcasp@2b30000 {
|
|||
clocks = <&k3_clks 177 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 177 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp4: mcasp@2b40000 {
|
||||
|
|
@ -1476,6 +1573,7 @@ mcasp4: mcasp@2b40000 {
|
|||
clocks = <&k3_clks 178 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 178 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp5: mcasp@2b50000 {
|
||||
|
|
@ -1493,6 +1591,7 @@ mcasp5: mcasp@2b50000 {
|
|||
clocks = <&k3_clks 179 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 179 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp6: mcasp@2b60000 {
|
||||
|
|
@ -1510,6 +1609,7 @@ mcasp6: mcasp@2b60000 {
|
|||
clocks = <&k3_clks 180 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 180 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp7: mcasp@2b70000 {
|
||||
|
|
@ -1527,6 +1627,7 @@ mcasp7: mcasp@2b70000 {
|
|||
clocks = <&k3_clks 181 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 181 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp8: mcasp@2b80000 {
|
||||
|
|
@ -1544,6 +1645,7 @@ mcasp8: mcasp@2b80000 {
|
|||
clocks = <&k3_clks 182 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 182 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp9: mcasp@2b90000 {
|
||||
|
|
@ -1561,6 +1663,7 @@ mcasp9: mcasp@2b90000 {
|
|||
clocks = <&k3_clks 183 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 183 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp10: mcasp@2ba0000 {
|
||||
|
|
@ -1578,6 +1681,7 @@ mcasp10: mcasp@2ba0000 {
|
|||
clocks = <&k3_clks 184 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcasp11: mcasp@2bb0000 {
|
||||
|
|
@ -1595,6 +1699,7 @@ mcasp11: mcasp@2bb0000 {
|
|||
clocks = <&k3_clks 185 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 185 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
watchdog0: watchdog@2200000 {
|
||||
|
|
@ -2027,6 +2132,7 @@ main_mcan0: can@2701000 {
|
|||
<GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan1: can@2711000 {
|
||||
|
|
@ -2041,6 +2147,7 @@ main_mcan1: can@2711000 {
|
|||
<GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan2: can@2721000 {
|
||||
|
|
@ -2055,6 +2162,7 @@ main_mcan2: can@2721000 {
|
|||
<GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan3: can@2731000 {
|
||||
|
|
@ -2069,6 +2177,7 @@ main_mcan3: can@2731000 {
|
|||
<GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan4: can@2741000 {
|
||||
|
|
@ -2083,6 +2192,7 @@ main_mcan4: can@2741000 {
|
|||
<GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan5: can@2751000 {
|
||||
|
|
@ -2097,6 +2207,7 @@ main_mcan5: can@2751000 {
|
|||
<GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan6: can@2761000 {
|
||||
|
|
@ -2111,6 +2222,7 @@ main_mcan6: can@2761000 {
|
|||
<GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan7: can@2771000 {
|
||||
|
|
@ -2125,6 +2237,7 @@ main_mcan7: can@2771000 {
|
|||
<GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan8: can@2781000 {
|
||||
|
|
@ -2139,6 +2252,7 @@ main_mcan8: can@2781000 {
|
|||
<GIC_SPI 577 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan9: can@2791000 {
|
||||
|
|
@ -2153,6 +2267,7 @@ main_mcan9: can@2791000 {
|
|||
<GIC_SPI 580 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan10: can@27a1000 {
|
||||
|
|
@ -2167,6 +2282,7 @@ main_mcan10: can@27a1000 {
|
|||
<GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan11: can@27b1000 {
|
||||
|
|
@ -2181,6 +2297,7 @@ main_mcan11: can@27b1000 {
|
|||
<GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan12: can@27c1000 {
|
||||
|
|
@ -2195,6 +2312,7 @@ main_mcan12: can@27c1000 {
|
|||
<GIC_SPI 589 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan13: can@27d1000 {
|
||||
|
|
@ -2209,5 +2327,6 @@ main_mcan13: can@27d1000 {
|
|||
<GIC_SPI 592 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -79,6 +79,7 @@ wkup_uart0: serial@42300000 {
|
|||
power-domains = <&k3_pds 287 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 287 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_uart0: serial@40a00000 {
|
||||
|
|
@ -90,6 +91,7 @@ mcu_uart0: serial@40a00000 {
|
|||
power-domains = <&k3_pds 149 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 149 0>;
|
||||
clock-names = "fclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
wkup_gpio_intr: interrupt-controller@42200000 {
|
||||
|
|
@ -145,6 +147,7 @@ mcu_i2c0: i2c@40b00000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 194 0>;
|
||||
power-domains = <&k3_pds 194 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_i2c1: i2c@40b10000 {
|
||||
|
|
@ -156,6 +159,7 @@ mcu_i2c1: i2c@40b10000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 195 0>;
|
||||
power-domains = <&k3_pds 195 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
wkup_i2c0: i2c@42120000 {
|
||||
|
|
@ -167,6 +171,7 @@ wkup_i2c0: i2c@42120000 {
|
|||
clock-names = "fck";
|
||||
clocks = <&k3_clks 197 0>;
|
||||
power-domains = <&k3_pds 197 TI_SCI_PD_SHARED>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
fss: fss@47000000 {
|
||||
|
|
@ -216,7 +221,7 @@ tscadc0: tscadc@40200000 {
|
|||
clocks = <&k3_clks 0 1>;
|
||||
assigned-clocks = <&k3_clks 0 3>;
|
||||
assigned-clock-rates = <60000000>;
|
||||
clock-names = "adc_tsc_fck";
|
||||
clock-names = "fck";
|
||||
dmas = <&main_udmap 0x7400>,
|
||||
<&main_udmap 0x7401>;
|
||||
dma-names = "fifo0", "fifo1";
|
||||
|
|
@ -235,7 +240,7 @@ tscadc1: tscadc@40210000 {
|
|||
clocks = <&k3_clks 1 1>;
|
||||
assigned-clocks = <&k3_clks 1 3>;
|
||||
assigned-clock-rates = <60000000>;
|
||||
clock-names = "adc_tsc_fck";
|
||||
clock-names = "fck";
|
||||
dmas = <&main_udmap 0x7402>,
|
||||
<&main_udmap 0x7403>;
|
||||
dma-names = "fifo0", "fifo1";
|
||||
|
|
@ -403,6 +408,7 @@ mcu_mcan0: can@40528000 {
|
|||
<GIC_SPI 833 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_mcan1: can@40568000 {
|
||||
|
|
@ -417,5 +423,6 @@ mcu_mcan1: can@40568000 {
|
|||
<GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -400,6 +400,47 @@ ekey_reset_pins_default: ekey-reset-pns-pins-default {
|
|||
J721E_IOPAD(0x124, PIN_INPUT, 7) /* (Y24) PRG0_PRU1_GPO9.GPIO0_72 */
|
||||
>;
|
||||
};
|
||||
|
||||
main_i2c5_pins_default: main-i2c5-pins-default {
|
||||
pinctrl-single,pins = <
|
||||
J721E_IOPAD(0x150, PIN_INPUT_PULLUP, 2) /* (Y26) PRG0_MDIO0_MDIO.I2C5_SCL */
|
||||
J721E_IOPAD(0x154, PIN_INPUT_PULLUP, 2) /* (AA27) PRG0_MDIO0_MDC.I2C5_SDA */
|
||||
>;
|
||||
};
|
||||
|
||||
rpi_header_gpio0_pins_default: rpi-header-gpio0-pins-default {
|
||||
pinctrl-single,pins = <
|
||||
J721E_IOPAD(0x01C, PIN_INPUT, 7) /* (AD22) PRG1_PRU0_GPO6.GPIO0_7 */
|
||||
J721E_IOPAD(0x120, PIN_INPUT, 7) /* (AA28) PRG0_PRU1_GPO8.GPIO0_71 */
|
||||
J721E_IOPAD(0x14C, PIN_INPUT, 7) /* (AA29) PRG0_PRU1_GPO19.GPIO0_82 */
|
||||
J721E_IOPAD(0x02C, PIN_INPUT, 7) /* (AD21) PRG1_PRU0_GPO10.GPIO0_11 */
|
||||
J721E_IOPAD(0x198, PIN_INPUT, 7) /* (V25) RGMII6_TD1.GPIO0_101 */
|
||||
J721E_IOPAD(0x1B0, PIN_INPUT, 7) /* (W24) RGMII6_RD1.GPIO0_107 */
|
||||
J721E_IOPAD(0x1A0, PIN_INPUT, 7) /* (W29) RGMII6_TXC.GPIO0_103 */
|
||||
J721E_IOPAD(0x008, PIN_INPUT, 7) /* (AG22) PRG1_PRU0_GPO1.GPIO0_2 */
|
||||
J721E_IOPAD(0x1D0, PIN_INPUT, 7) /* (AA3) SPI0_D1.GPIO0_115 */
|
||||
J721E_IOPAD(0x11C, PIN_INPUT, 7) /* (AA24) PRG0_PRU1_GPO7.GPIO0_70 */
|
||||
J721E_IOPAD(0x148, PIN_INPUT, 7) /* (AA26) PRG0_PRU1_GPO18.GPIO0_81 */
|
||||
J721E_IOPAD(0x004, PIN_INPUT, 7) /* (AC23) PRG1_PRU0_GPO0.GPIO0_1 */
|
||||
J721E_IOPAD(0x014, PIN_INPUT, 7) /* (AH23) PRG1_PRU0_GPO4.GPIO0_5 */
|
||||
J721E_IOPAD(0x020, PIN_INPUT, 7) /* (AE20) PRG1_PRU0_GPO7.GPIO0_8 */
|
||||
J721E_IOPAD(0x19C, PIN_INPUT, 7) /* (W27) RGMII6_TD0.GPIO0_102 */
|
||||
J721E_IOPAD(0x1B4, PIN_INPUT, 7) /* (W25) RGMII6_RD0.GPIO0_108 */
|
||||
J721E_IOPAD(0x188, PIN_INPUT, 7) /* (Y28) RGMII6_TX_CTL.GPIO0_97 */
|
||||
J721E_IOPAD(0x00C, PIN_INPUT, 7) /* (AF22) PRG1_PRU0_GPO2.GPIO0_3 */
|
||||
J721E_IOPAD(0x010, PIN_INPUT, 7) /* (AJ23) PRG1_PRU0_GPO3.GPIO0_4 */
|
||||
J721E_IOPAD(0x178, PIN_INPUT, 7) /* (U27) RGMII5_RD3.GPIO0_93 */
|
||||
J721E_IOPAD(0x17C, PIN_INPUT, 7) /* (U24) RGMII5_RD2.GPIO0_94 */
|
||||
J721E_IOPAD(0x190, PIN_INPUT, 7) /* (W23) RGMII6_TD3.GPIO0_99 */
|
||||
J721E_IOPAD(0x18C, PIN_INPUT, 7) /* (V23) RGMII6_RX_CTL.GPIO0_98 */
|
||||
>;
|
||||
};
|
||||
|
||||
rpi_header_gpio1_pins_default: rpi-header-gpio1-pins-default {
|
||||
pinctrl-single,pins = <
|
||||
J721E_IOPAD(0x234, PIN_INPUT, 7) /* (U3) EXT_REFCLK1.GPIO1_12 */
|
||||
>;
|
||||
};
|
||||
};
|
||||
|
||||
&wkup_pmx0 {
|
||||
|
|
@ -475,46 +516,22 @@ &wkup_uart0 {
|
|||
status = "reserved";
|
||||
};
|
||||
|
||||
&mcu_uart0 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_uart0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_uart0_pins_default>;
|
||||
/* Shared with ATF on this platform */
|
||||
power-domains = <&k3_pds 146 TI_SCI_PD_SHARED>;
|
||||
};
|
||||
|
||||
&main_uart2 {
|
||||
/* Brought out on RPi header */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart3 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart5 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart6 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart7 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart8 {
|
||||
/* UART not brought out */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart9 {
|
||||
/* Brought out on M.2 E Key */
|
||||
status = "disabled";
|
||||
&main_uart1 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_sdhci0 {
|
||||
|
|
@ -561,6 +578,7 @@ &ospi1 {
|
|||
};
|
||||
|
||||
&main_i2c0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c0_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -588,18 +606,15 @@ i2c@1 {
|
|||
};
|
||||
|
||||
&main_i2c1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c1_pins_default>;
|
||||
/* i2c1 is used for DVI DDC, so we need to use 100kHz */
|
||||
clock-frequency = <100000>;
|
||||
};
|
||||
|
||||
&main_i2c2 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c3 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c3_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -626,19 +641,22 @@ i2c@1 {
|
|||
};
|
||||
};
|
||||
|
||||
&main_i2c4 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c5 {
|
||||
/* Brought out on RPi Header */
|
||||
status = "disabled";
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c5_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
};
|
||||
|
||||
&main_i2c6 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
&main_gpio0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&rpi_header_gpio0_pins_default>;
|
||||
};
|
||||
|
||||
&main_gpio1 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&rpi_header_gpio1_pins_default>;
|
||||
};
|
||||
|
||||
&main_gpio2 {
|
||||
|
|
@ -837,66 +855,6 @@ dp0_out: endpoint {
|
|||
};
|
||||
};
|
||||
|
||||
&mcasp0 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp1 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp2 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp3 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp4 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp5 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp6 {
|
||||
/* Brought out on RPi header */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp7 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp8 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp9 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp10 {
|
||||
/* Unused */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcasp11 {
|
||||
/* Brought out on M.2 E Key */
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&serdes0 {
|
||||
serdes0_pcie_link: phy@0 {
|
||||
reg = <0>;
|
||||
|
|
@ -984,6 +942,7 @@ &ufs_wrapper {
|
|||
};
|
||||
|
||||
&mailbox0_cluster0 {
|
||||
status = "okay";
|
||||
interrupts = <436>;
|
||||
|
||||
mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
|
||||
|
|
@ -998,6 +957,7 @@ mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster1 {
|
||||
status = "okay";
|
||||
interrupts = <432>;
|
||||
|
||||
mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
|
||||
|
|
@ -1012,6 +972,7 @@ mbox_main_r5fss0_core1: mbox-main-r5fss0-core1 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster2 {
|
||||
status = "okay";
|
||||
interrupts = <428>;
|
||||
|
||||
mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 {
|
||||
|
|
@ -1026,6 +987,7 @@ mbox_main_r5fss1_core1: mbox-main-r5fss1-core1 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster3 {
|
||||
status = "okay";
|
||||
interrupts = <424>;
|
||||
|
||||
mbox_c66_0: mbox-c66-0 {
|
||||
|
|
@ -1040,6 +1002,7 @@ mbox_c66_1: mbox-c66-1 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster4 {
|
||||
status = "okay";
|
||||
interrupts = <420>;
|
||||
|
||||
mbox_c71_0: mbox-c71-0 {
|
||||
|
|
@ -1048,34 +1011,6 @@ mbox_c71_0: mbox-c71-0 {
|
|||
};
|
||||
};
|
||||
|
||||
&mailbox0_cluster5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster10 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster11 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_r5fss0_core0 {
|
||||
mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core0>;
|
||||
memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
|
||||
|
|
|
|||
|
|
@ -186,6 +186,7 @@ flash@0 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster0 {
|
||||
status = "okay";
|
||||
interrupts = <436>;
|
||||
|
||||
mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
|
||||
|
|
@ -200,6 +201,7 @@ mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster1 {
|
||||
status = "okay";
|
||||
interrupts = <432>;
|
||||
|
||||
mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
|
||||
|
|
@ -214,6 +216,7 @@ mbox_main_r5fss0_core1: mbox-main-r5fss0-core1 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster2 {
|
||||
status = "okay";
|
||||
interrupts = <428>;
|
||||
|
||||
mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 {
|
||||
|
|
@ -228,6 +231,7 @@ mbox_main_r5fss1_core1: mbox-main-r5fss1-core1 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster3 {
|
||||
status = "okay";
|
||||
interrupts = <424>;
|
||||
|
||||
mbox_c66_0: mbox-c66-0 {
|
||||
|
|
@ -242,6 +246,7 @@ mbox_c66_1: mbox-c66-1 {
|
|||
};
|
||||
|
||||
&mailbox0_cluster4 {
|
||||
status = "okay";
|
||||
interrupts = <420>;
|
||||
|
||||
mbox_c71_0: mbox-c71-0 {
|
||||
|
|
@ -250,34 +255,6 @@ mbox_c71_0: mbox-c71-0 {
|
|||
};
|
||||
};
|
||||
|
||||
&mailbox0_cluster5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster10 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster11 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mcu_r5fss0_core0 {
|
||||
mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core0>;
|
||||
memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
|
||||
|
|
|
|||
|
|
@ -219,49 +219,19 @@ &wkup_uart0 {
|
|||
status = "reserved";
|
||||
};
|
||||
|
||||
&main_uart0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_uart7 {
|
||||
status = "disabled";
|
||||
&mcu_uart0 {
|
||||
status = "okay";
|
||||
/* Default pinmux */
|
||||
};
|
||||
|
||||
&main_uart8 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_uart8_pins_default>;
|
||||
/* Shared with TFA on this platform */
|
||||
power-domains = <&k3_pds 357 TI_SCI_PD_SHARED>;
|
||||
};
|
||||
|
||||
&main_uart9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c0 {
|
||||
clock-frequency = <400000>;
|
||||
|
||||
|
|
@ -291,30 +261,6 @@ exp2: gpio@22 {
|
|||
};
|
||||
};
|
||||
|
||||
&main_i2c1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_i2c6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_sdhci0 {
|
||||
/* eMMC */
|
||||
non-removable;
|
||||
|
|
@ -351,81 +297,15 @@ &cpsw_port1 {
|
|||
};
|
||||
|
||||
&mcu_mcan0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mcu_mcan0_pins_default>;
|
||||
phys = <&transceiver1>;
|
||||
};
|
||||
|
||||
&mcu_mcan1 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&mcu_mcan1_pins_default>;
|
||||
phys = <&transceiver2>;
|
||||
};
|
||||
|
||||
&main_mcan0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan10 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan11 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan12 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan13 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan14 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan15 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&main_mcan17 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
|
|||
|
|
@ -60,7 +60,7 @@ main_gpio_intr: interrupt-controller@a00000 {
|
|||
#interrupt-cells = <1>;
|
||||
ti,sci = <&sms>;
|
||||
ti,sci-dev-id = <148>;
|
||||
ti,interrupt-ranges = <8 360 56>;
|
||||
ti,interrupt-ranges = <8 392 56>;
|
||||
};
|
||||
|
||||
main_pmx0: pinctrl@11c000 {
|
||||
|
|
@ -72,6 +72,25 @@ main_pmx0: pinctrl@11c000 {
|
|||
pinctrl-single,function-mask = <0xffffffff>;
|
||||
};
|
||||
|
||||
main_crypto: crypto@4e00000 {
|
||||
compatible = "ti,j721e-sa2ul";
|
||||
reg = <0x00 0x04e00000 0x00 0x1200>;
|
||||
power-domains = <&k3_pds 297 TI_SCI_PD_EXCLUSIVE>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
ranges = <0x00 0x04e00000 0x00 0x04e00000 0x00 0x30000>;
|
||||
|
||||
dmas = <&main_udmap 0xca40>, <&main_udmap 0x4a40>,
|
||||
<&main_udmap 0x4a41>;
|
||||
dma-names = "tx", "rx1", "rx2";
|
||||
|
||||
rng: rng@4e10000 {
|
||||
compatible = "inside-secure,safexcel-eip76";
|
||||
reg = <0x00 0x04e10000 0x00 0x7d>;
|
||||
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
|
||||
};
|
||||
};
|
||||
|
||||
main_uart0: serial@2800000 {
|
||||
compatible = "ti,j721e-uart", "ti,am654-uart";
|
||||
reg = <0x00 0x02800000 0x00 0x200>;
|
||||
|
|
@ -80,6 +99,7 @@ main_uart0: serial@2800000 {
|
|||
clocks = <&k3_clks 146 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 146 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart1: serial@2810000 {
|
||||
|
|
@ -90,6 +110,7 @@ main_uart1: serial@2810000 {
|
|||
clocks = <&k3_clks 350 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 350 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart2: serial@2820000 {
|
||||
|
|
@ -100,6 +121,7 @@ main_uart2: serial@2820000 {
|
|||
clocks = <&k3_clks 351 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 351 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart3: serial@2830000 {
|
||||
|
|
@ -110,6 +132,7 @@ main_uart3: serial@2830000 {
|
|||
clocks = <&k3_clks 352 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 352 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart4: serial@2840000 {
|
||||
|
|
@ -120,6 +143,7 @@ main_uart4: serial@2840000 {
|
|||
clocks = <&k3_clks 353 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 353 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart5: serial@2850000 {
|
||||
|
|
@ -130,6 +154,7 @@ main_uart5: serial@2850000 {
|
|||
clocks = <&k3_clks 354 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 354 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart6: serial@2860000 {
|
||||
|
|
@ -140,6 +165,7 @@ main_uart6: serial@2860000 {
|
|||
clocks = <&k3_clks 355 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 355 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart7: serial@2870000 {
|
||||
|
|
@ -150,6 +176,7 @@ main_uart7: serial@2870000 {
|
|||
clocks = <&k3_clks 356 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 356 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart8: serial@2880000 {
|
||||
|
|
@ -160,6 +187,7 @@ main_uart8: serial@2880000 {
|
|||
clocks = <&k3_clks 357 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 357 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_uart9: serial@2890000 {
|
||||
|
|
@ -170,6 +198,7 @@ main_uart9: serial@2890000 {
|
|||
clocks = <&k3_clks 358 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 358 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_gpio0: gpio@600000 {
|
||||
|
|
@ -256,6 +285,7 @@ main_i2c1: i2c@2010000 {
|
|||
clocks = <&k3_clks 215 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 215 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c2: i2c@2020000 {
|
||||
|
|
@ -267,6 +297,7 @@ main_i2c2: i2c@2020000 {
|
|||
clocks = <&k3_clks 216 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 216 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c3: i2c@2030000 {
|
||||
|
|
@ -278,6 +309,7 @@ main_i2c3: i2c@2030000 {
|
|||
clocks = <&k3_clks 217 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 217 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c4: i2c@2040000 {
|
||||
|
|
@ -289,6 +321,7 @@ main_i2c4: i2c@2040000 {
|
|||
clocks = <&k3_clks 218 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 218 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c5: i2c@2050000 {
|
||||
|
|
@ -300,6 +333,7 @@ main_i2c5: i2c@2050000 {
|
|||
clocks = <&k3_clks 219 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 219 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_i2c6: i2c@2060000 {
|
||||
|
|
@ -311,6 +345,7 @@ main_i2c6: i2c@2060000 {
|
|||
clocks = <&k3_clks 220 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 220 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_sdhci0: mmc@4f80000 {
|
||||
|
|
@ -428,6 +463,7 @@ mailbox0_cluster0: mailbox@31f80000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster1: mailbox@31f81000 {
|
||||
|
|
@ -437,6 +473,7 @@ mailbox0_cluster1: mailbox@31f81000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster2: mailbox@31f82000 {
|
||||
|
|
@ -446,6 +483,7 @@ mailbox0_cluster2: mailbox@31f82000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster3: mailbox@31f83000 {
|
||||
|
|
@ -455,6 +493,7 @@ mailbox0_cluster3: mailbox@31f83000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster4: mailbox@31f84000 {
|
||||
|
|
@ -464,6 +503,7 @@ mailbox0_cluster4: mailbox@31f84000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster5: mailbox@31f85000 {
|
||||
|
|
@ -473,6 +513,7 @@ mailbox0_cluster5: mailbox@31f85000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster6: mailbox@31f86000 {
|
||||
|
|
@ -482,6 +523,7 @@ mailbox0_cluster6: mailbox@31f86000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster7: mailbox@31f87000 {
|
||||
|
|
@ -491,6 +533,7 @@ mailbox0_cluster7: mailbox@31f87000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster8: mailbox@31f88000 {
|
||||
|
|
@ -500,6 +543,7 @@ mailbox0_cluster8: mailbox@31f88000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster9: mailbox@31f89000 {
|
||||
|
|
@ -509,6 +553,7 @@ mailbox0_cluster9: mailbox@31f89000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster10: mailbox@31f8a000 {
|
||||
|
|
@ -518,6 +563,7 @@ mailbox0_cluster10: mailbox@31f8a000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox0_cluster11: mailbox@31f8b000 {
|
||||
|
|
@ -527,6 +573,7 @@ mailbox0_cluster11: mailbox@31f8b000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster0: mailbox@31f90000 {
|
||||
|
|
@ -536,6 +583,7 @@ mailbox1_cluster0: mailbox@31f90000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster1: mailbox@31f91000 {
|
||||
|
|
@ -545,6 +593,7 @@ mailbox1_cluster1: mailbox@31f91000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster2: mailbox@31f92000 {
|
||||
|
|
@ -554,6 +603,7 @@ mailbox1_cluster2: mailbox@31f92000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster3: mailbox@31f93000 {
|
||||
|
|
@ -563,6 +613,7 @@ mailbox1_cluster3: mailbox@31f93000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster4: mailbox@31f94000 {
|
||||
|
|
@ -572,6 +623,7 @@ mailbox1_cluster4: mailbox@31f94000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster5: mailbox@31f95000 {
|
||||
|
|
@ -581,6 +633,7 @@ mailbox1_cluster5: mailbox@31f95000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster6: mailbox@31f96000 {
|
||||
|
|
@ -590,6 +643,7 @@ mailbox1_cluster6: mailbox@31f96000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster7: mailbox@31f97000 {
|
||||
|
|
@ -599,6 +653,7 @@ mailbox1_cluster7: mailbox@31f97000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster8: mailbox@31f98000 {
|
||||
|
|
@ -608,6 +663,7 @@ mailbox1_cluster8: mailbox@31f98000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster9: mailbox@31f99000 {
|
||||
|
|
@ -617,6 +673,7 @@ mailbox1_cluster9: mailbox@31f99000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster10: mailbox@31f9a000 {
|
||||
|
|
@ -626,6 +683,7 @@ mailbox1_cluster10: mailbox@31f9a000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mailbox1_cluster11: mailbox@31f9b000 {
|
||||
|
|
@ -635,6 +693,7 @@ mailbox1_cluster11: mailbox@31f9b000 {
|
|||
ti,mbox-num-users = <4>;
|
||||
ti,mbox-num-fifos = <16>;
|
||||
interrupt-parent = <&main_navss_intr>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_ringacc: ringacc@3c000000 {
|
||||
|
|
@ -698,6 +757,7 @@ main_mcan0: can@2701000 {
|
|||
<GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan1: can@2711000 {
|
||||
|
|
@ -712,6 +772,7 @@ main_mcan1: can@2711000 {
|
|||
<GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan2: can@2721000 {
|
||||
|
|
@ -726,6 +787,7 @@ main_mcan2: can@2721000 {
|
|||
<GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan3: can@2731000 {
|
||||
|
|
@ -740,6 +802,7 @@ main_mcan3: can@2731000 {
|
|||
<GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan4: can@2741000 {
|
||||
|
|
@ -754,6 +817,7 @@ main_mcan4: can@2741000 {
|
|||
<GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan5: can@2751000 {
|
||||
|
|
@ -768,6 +832,7 @@ main_mcan5: can@2751000 {
|
|||
<GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan6: can@2761000 {
|
||||
|
|
@ -782,6 +847,7 @@ main_mcan6: can@2761000 {
|
|||
<GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan7: can@2771000 {
|
||||
|
|
@ -796,6 +862,7 @@ main_mcan7: can@2771000 {
|
|||
<GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan8: can@2781000 {
|
||||
|
|
@ -810,6 +877,7 @@ main_mcan8: can@2781000 {
|
|||
<GIC_SPI 577 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan9: can@2791000 {
|
||||
|
|
@ -824,6 +892,7 @@ main_mcan9: can@2791000 {
|
|||
<GIC_SPI 580 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan10: can@27a1000 {
|
||||
|
|
@ -838,6 +907,7 @@ main_mcan10: can@27a1000 {
|
|||
<GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan11: can@27b1000 {
|
||||
|
|
@ -852,6 +922,7 @@ main_mcan11: can@27b1000 {
|
|||
<GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan12: can@27c1000 {
|
||||
|
|
@ -866,6 +937,7 @@ main_mcan12: can@27c1000 {
|
|||
<GIC_SPI 589 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan13: can@27d1000 {
|
||||
|
|
@ -880,6 +952,7 @@ main_mcan13: can@27d1000 {
|
|||
<GIC_SPI 592 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan14: can@2681000 {
|
||||
|
|
@ -894,6 +967,7 @@ main_mcan14: can@2681000 {
|
|||
<GIC_SPI 595 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan15: can@2691000 {
|
||||
|
|
@ -908,6 +982,7 @@ main_mcan15: can@2691000 {
|
|||
<GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan16: can@26a1000 {
|
||||
|
|
@ -922,6 +997,7 @@ main_mcan16: can@26a1000 {
|
|||
<GIC_SPI 785 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_mcan17: can@26b1000 {
|
||||
|
|
@ -936,5 +1012,6 @@ main_mcan17: can@26b1000 {
|
|||
<GIC_SPI 788 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -65,7 +65,7 @@ wkup_gpio_intr: interrupt-controller@42200000 {
|
|||
#interrupt-cells = <1>;
|
||||
ti,sci = <&sms>;
|
||||
ti,sci-dev-id = <125>;
|
||||
ti,interrupt-ranges = <16 928 16>;
|
||||
ti,interrupt-ranges = <16 960 16>;
|
||||
};
|
||||
|
||||
mcu_conf: syscon@40f00000 {
|
||||
|
|
@ -91,6 +91,7 @@ wkup_uart0: serial@42300000 {
|
|||
clocks = <&k3_clks 359 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 359 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_uart0: serial@40a00000 {
|
||||
|
|
@ -101,6 +102,7 @@ mcu_uart0: serial@40a00000 {
|
|||
clocks = <&k3_clks 149 3>;
|
||||
clock-names = "fclk";
|
||||
power-domains = <&k3_pds 149 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
wkup_gpio0: gpio@42110000 {
|
||||
|
|
@ -144,6 +146,7 @@ wkup_i2c0: i2c@42120000 {
|
|||
clocks = <&k3_clks 223 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 223 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_i2c0: i2c@40b00000 {
|
||||
|
|
@ -155,6 +158,7 @@ mcu_i2c0: i2c@40b00000 {
|
|||
clocks = <&k3_clks 221 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 221 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_i2c1: i2c@40b10000 {
|
||||
|
|
@ -166,6 +170,7 @@ mcu_i2c1: i2c@40b10000 {
|
|||
clocks = <&k3_clks 222 1>;
|
||||
clock-names = "fck";
|
||||
power-domains = <&k3_pds 222 TI_SCI_PD_EXCLUSIVE>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_mcan0: can@40528000 {
|
||||
|
|
@ -180,6 +185,7 @@ mcu_mcan0: can@40528000 {
|
|||
<GIC_SPI 833 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_mcan1: can@40568000 {
|
||||
|
|
@ -194,6 +200,7 @@ mcu_mcan1: can@40568000 {
|
|||
<GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "int0", "int1";
|
||||
bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_navss: bus@28380000{
|
||||
|
|
|
|||
|
|
@ -56,6 +56,7 @@ J721S2_IOPAD(0x024, PIN_OUTPUT, 0) /* (Y28) MCAN16_TX */
|
|||
};
|
||||
|
||||
&main_i2c0 {
|
||||
status = "okay";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&main_i2c0_pins_default>;
|
||||
clock-frequency = <400000>;
|
||||
|
|
@ -73,103 +74,8 @@ exp_som: gpio@21 {
|
|||
};
|
||||
|
||||
&main_mcan16 {
|
||||
status = "okay";
|
||||
pinctrl-0 = <&main_mcan16_pins_default>;
|
||||
pinctrl-names = "default";
|
||||
phys = <&transceiver0>;
|
||||
};
|
||||
|
||||
&mailbox0_cluster0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster10 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox0_cluster11 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster0 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster1 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster2 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster3 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster4 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster5 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster6 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster7 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster8 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster9 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster10 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&mailbox1_cluster11 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user