SoCFPGA DTS updates for v6.11

- Drop unneeded flash address
 - Add L2 Cache info for Stratix10
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEoHhMeiyk5VmwVMwNGZQEC4GjKPQFAmZ8gk4ACgkQGZQEC4Gj
 KPQtUQ//Q91yj7kZUH5dNQ2hx+PsstaE1e21ucJr388x3ZUoTVF9oTCc0nxqwJnN
 iyl6QkJvkioPhwL1HK5H7eeVCcj3hVa0QaqluMjGXJN8Cc3vP8CXKiDGydceUdlH
 nRMz94hOqM/H++4gxUYawhYpRSymvKTDzR7e+6FLgFHdwe/ZyfXM3+h5y/Bp9ub+
 DIoHMQekUBXlkX6U9ezZVKwSTfCyXPF1xOjgxupxPH9qittR0e+nL7YNkLQWQF8r
 u/UlCKFVQqOsPCT8RH0AsgKPs59+nywRFtxULRX8sOFOhYJh167lHgbgD7LKPDWp
 wPPy8IXBabxubv86HC+M7d9qcdptnbd5fEqQz8ZYA7XYdS6hRIii8cek1PEfp2T4
 9tkEizRikjiznB+6DKtL6d2dy9JdTkxrPT4ftCyH+qxiKp+GbFOsUggBdZssROUn
 sXSe2yI4gidhKYVPyoFwR85lp0Q6SXhbbR04sYikiPUFHZprDWqCD+osvhsCdN1K
 LB0CNcqMa/apEOcWkcl42qiijpyRmIdhlfEOxWVnI0NxPTJcLj8A+yvs6QcoIAqO
 4AwWYsEWhJXb+PRHSYPdCGA9EEEq27pxz53TO6K7Es874ll82F1BMe3QYzS5GFmz
 EnKhGMUCVFbGc2huxFqGQGH71ZXCWNdgTOrUxQTW2jqEOjPggL8=
 =Ewb3
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmZ9eZQACgkQYKtH/8kJ
 Uif9bxAAjkd1tXq1G3eFwLvzNW3kVuxYovmMp2TXQiTLp+gInf8PRIZp4QxRaWyB
 e+e7fqO2fgLsXktquz382aMYrv/K8NjI6uNUi2I7Pb4eb/JJuaQbSTfyWdf53Gim
 Hk/F+fPDREjUoKdrFN30lKedfM9AlaPsd0V/b+vwn4MqPtue9NSfKPTeOug6fvMj
 aJ+7sn12z4GqE8KrzyqO6y05W388Bvb2CBPSYi+nqcettqi0DSBbyri4YzBkF8mx
 +FANW+HzyJKUBs2TeMjPwomeKR3dlffXVy5KM0GtohlZMlKWrtAEW/YhfFRj1iYR
 hZkxLQsKF3YaX8at9VEHoy9Kk/WbVXBihrlkJSD5g7QRtbSs/NbxX0lPglPszoPK
 gHTWQ5542Hk2z6oH2suVgvByzEZzYl12mtu9iorYWpi3c8J5+vfONHrB+KoXOj/v
 Sffibr3pyjk1zRlYTqx4B64oWdecpw+B18b+FXEWxxlER8rGRaC05I0neZAcWeJr
 B5ZvpEpXs9YQGKCSJrJx3D+pcivSWQWq04kvXx//lc89pl0We+j2yhO1e5Etwd86
 OEMTBhr7l8hWN2iy9LNolsTcFlhG+pPQT076aN58i1upx7WMjjvA37NMmQFYG+1I
 Gp0XFMH4SujfqZakeVNJAaqz5YZF2AorvuT++7DAA1Np/rWm1A4=
 =PuBL
 -----END PGP SIGNATURE-----

Merge tag 'socfpga_dts_updates_for_v6.11' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into soc/dt

SoCFPGA DTS updates for v6.11
- Drop unneeded flash address
- Add L2 Cache info for Stratix10

* tag 'socfpga_dts_updates_for_v6.11' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
  arm64: dts: socfpga: stratix10: add L2 cache info
  arm64: dts: n5x: socdk: drop unneeded flash address/size-cells
  arm64: dts: agilex: socdk: drop unneeded flash address/size-cells
  arm64: dts: stratix10: socdk_nand: drop unneeded flash address/size-cells
  arm64: dts: stratix10: socdk: drop unneeded flash address/size-cells

Link: https://lore.kernel.org/r/20240626210728.21295-1-dinguyen@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2024-06-27 16:39:15 +02:00
commit 4bd85abeda
5 changed files with 10 additions and 8 deletions

View File

@ -34,6 +34,7 @@ cpu0: cpu@0 {
compatible = "arm,cortex-a53";
device_type = "cpu";
enable-method = "psci";
next-level-cache = <&l2_shared>;
reg = <0x0>;
};
@ -41,6 +42,7 @@ cpu1: cpu@1 {
compatible = "arm,cortex-a53";
device_type = "cpu";
enable-method = "psci";
next-level-cache = <&l2_shared>;
reg = <0x1>;
};
@ -48,6 +50,7 @@ cpu2: cpu@2 {
compatible = "arm,cortex-a53";
device_type = "cpu";
enable-method = "psci";
next-level-cache = <&l2_shared>;
reg = <0x2>;
};
@ -55,8 +58,15 @@ cpu3: cpu@3 {
compatible = "arm,cortex-a53";
device_type = "cpu";
enable-method = "psci";
next-level-cache = <&l2_shared>;
reg = <0x3>;
};
l2_shared: cache {
compatible = "cache";
cache-level = <2>;
cache-unified;
};
};
firmware {

View File

@ -180,8 +180,6 @@ rtc@68 {
&qspi {
status = "okay";
flash@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "micron,mt25qu02g", "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <100000000>;

View File

@ -169,8 +169,6 @@ rtc@68 {
&qspi {
status = "okay";
flash@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "micron,mt25qu02g", "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <100000000>;

View File

@ -106,8 +106,6 @@ &watchdog0 {
&qspi {
status = "okay";
flash@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "micron,mt25qu02g", "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <100000000>;

View File

@ -83,8 +83,6 @@ &osc1 {
&qspi {
status = "okay";
flash@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "micron,mt25qu02g", "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <100000000>;