github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-06-05 21:15:53 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: renesas: rzg2l: Add missing cache-level properties

Browse Source 
The DeviceTree Specification v0.3 specifies that the cache node
'cache-level' property is 'required'.  Cf. s3.8 Multi-level and Shared
Cache Nodes.

Update the Device Trees accordingly.

Signed-off-by: Pierre Gondois <pierre.gondois@arm.com>
Link: https://lore.kernel.org/r/20221107155825.1644604-19-pierre.gondois@arm.com
[geert: Update description]
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Pierre Gondois 2022-11-07 16:57:11 +01:00 committed by Geert Uytterhoeven
parent 40a6dd7b94
commit 4662d6e8c9
3 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm64/boot/dts/renesas/r9a07g043u.dtsi
View File

@ -31,6 +31,7 @@ L3_CA55: cache-controller-0 {
compatible = "cache";
cache-unified;
cache-size = <0x40000>;
cache-level = <3>;
};
};

1
arch/arm64/boot/dts/renesas/r9a07g044.dtsi
View File

@ -109,6 +109,7 @@ L3_CA55: cache-controller-0 {
compatible = "cache";
cache-unified;
cache-size = <0x40000>;
cache-level = <3>;
};
};

1
arch/arm64/boot/dts/renesas/r9a07g054.dtsi
View File

@ -109,6 +109,7 @@ L3_CA55: cache-controller-0 {
compatible = "cache";
cache-unified;
cache-size = <0x40000>;
cache-level = <3>;
};
};