github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-26 16:12:59 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

net/mlx5: IFC add balance ID and LAG per MP group bits

Browse Source 
Add interface definitions for load balance ID and LAG per multiplane group
functionality. This patch introduces the hardware capability bits needed
to support balance ID in multiplane LAG configurations.

The new fields include:
- load_balance_id: 4-bit field for balance identifier.
- lag_per_mp_group: capability bit for LAG per multiplane group support.

These interface additions are prerequisites for implementing balance ID
support in the MLX5 driver.

Signed-off-by: Mark Bloch <mbloch@nvidia.com>
Reviewed-by: Shay Drori <shayd@nvidia.com>
Signed-off-by: Tariq Toukan <tariqt@nvidia.com>
Link: https://patch.msgid.link/1758521191-814350-3-git-send-email-tariqt@nvidia.com
Signed-off-by: Leon Romanovsky <leon@kernel.org>
This commit is contained in:
Mark Bloch 2025-09-22 09:06:31 +03:00 committed by Leon Romanovsky
parent 1ddf1636e0
commit 137d1a6355
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
include/linux/mlx5/mlx5_ifc.h
View File

@ -2235,12 +2235,16 @@ struct mlx5_ifc_cmd_hca_cap_2_bits {
u8 reserved_at_440[0x8];
u8 max_num_eqs_24b[0x18];
u8 reserved_at_460[0x160];
u8 reserved_at_460[0x144];
u8 load_balance_id[0x4];
u8 reserved_at_5a8[0x18];
u8 query_adjacent_functions_id[0x1];
u8 ingress_egress_esw_vport_connect[0x1];
u8 function_id_type_vhca_id[0x1];
u8 reserved_at_5c3[0xd];
u8 reserved_at_5c3[0x1];
u8 lag_per_mp_group[0x1];
u8 reserved_at_5c5[0xb];
u8 delegate_vhca_management_profiles[0x10];
u8 delegated_vhca_max[0x10];