mirror of
https://github.com/torvalds/linux.git
synced 2026-05-24 07:03:03 +02:00
Intel ACE4 based products set more strict constraints on HDA BDLE start
address and length alignment. Modify capability flags to drop
AZX_DCAPS_NO_ALIGN_BUFSIZE for Intel Nova Lake platforms.
Fixes:
|
||
|---|---|---|
| .. | ||
| codecs | ||
| common | ||
| controllers | ||
| core | ||
| Kconfig | ||
| Makefile | ||