Alexey Firago a330b6f5d1 clk: vc5: Add bindings for IDT VersaClock 5P49V5935 ... IDT VersaClock 5 5P49V5935 has 4 clock outputs, 4 fractional dividers. Input clock source can be taken from either integrated crystal or from external reference clock. Signed-off-by: Alexey Firago <alexey_firago@mentor.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>		2017-04-19 09:08:48 -07:00
..
bindings	clk: vc5: Add bindings for IDT VersaClock 5P49V5935	2017-04-19 09:08:48 -07:00
00-INDEX
booting-without-of.txt	dt: add documentation of "hotpluggable" memory property	2016-12-12 18:55:07 -08:00
changesets.txt	Documentation: devicetree: changesets do locking on their own meanwhile	2016-08-30 17:07:44 -05:00
dynamic-resolution-notes.txt
of_unittest.txt
overlay-notes.txt
todo.txt
usage-model.txt