mirror of
https://github.com/torvalds/linux.git
synced 2026-06-11 08:03:05 +02:00
The RK3588 usb3 otg controller connected with one usb2 phy and one usb3 phy. The usb2 phy used UTMI+ interface, and the usb3 phy used PIPE interface. The usb3 otg controller initialization depends on the pipe phystatus which from usb3 phy by default. If the usb3 phy is disabled, it needs to select the pipe phystatus from usb grf with the property "rockchip,sel-pipe-phystatus". Signed-off-by: William Wu <william.wu@rock-chips.com> Change-Id: I5015a18a19c14ccb43530fbae15200c8cb3ab242 |
||
|---|---|---|
| .. | ||
| allwinner | ||
| amlogic | ||
| broadcom | ||
| cadence | ||
| freescale | ||
| hisilicon | ||
| intel | ||
| lantiq | ||
| marvell | ||
| mediatek | ||
| motorola | ||
| mscc | ||
| qualcomm | ||
| ralink | ||
| renesas | ||
| rockchip | ||
| samsung | ||
| socionext | ||
| st | ||
| tegra | ||
| ti | ||
| xilinx | ||
| Kconfig | ||
| Makefile | ||
| phy-core-mipi-dphy.c | ||
| phy-core.c | ||
| phy-lgm-usb.c | ||
| phy-lpc18xx-usb-otg.c | ||
| phy-pistachio-usb.c | ||
| phy-xgene.c | ||