mirror of
https://github.com/torvalds/linux.git
synced 2026-06-04 20:46:48 +02:00
514798d365
that's just a bunch of data so the diffstat reflects that. Looking beyond that
there's just a bunch of updates all around in various clk drivers. Renesas and
NXP (for i.MX) are two SoC vendors that have a lot of patches in here. Overall
the driver changes look to be mostly enabling more clks and non-critical fixes
that we could hold until the next merge window.
I'm especially excited about the series from Arnd that graduates clkdev to be
the only implementation of clk_get() and clk_put(). That's a good step in the
right direction to migreate eveerything over to the common clk framework. Now
we don't have to worry about clkdev specific details, they're just part of the
clk API now.
Core:
- clkdev is now the only option, i.e. clk_get()/clk_put() is implemented in
only one place in the kernel instead of in drivers/clk/clkdev.c and in
architectures that want their own implementation
New Drivers:
- Texas Instruments' LMK04832 Ultra Low-Noise JESD204B Compliant Clock
Jitter Cleaner With Dual Loop PLLs
- Qualcomm MDM9607 GCC
- Qualcomm SC8180X display clks
- Qualcomm SM6125 GCC
- Qualcomm SM8250 CAMCC (camera)
- Renesas RZ/G2L SoC
- Hisilicon hi3559A SoC
Updates:
- Stop using clock-output-names in ST clk drivers (yay!)
- Support secure mode of STM32MP1 SoCs
- Improve clock support for Actions S500 SoC
- duty cycle setting support on qcom clks
- Add TI am33xx spread spectrum clock support
- Use determine_rate() for the Amlogic pll ops instead of round_rate()
- Restrict Amlogic gp0/1 and audio plls range on g12a/sm1
- Improve Amlogic axg-audio controller error on deferral
- Add NNA clocks on Amlogic g12a
- Reduce memory footprint of Rockchip PLL rate tables
- A fix for the newly added Rockchip rk3568 clk driver
- Exported clock for the newly added Rockchip video decoder
- Remove audio ipg clock from i.MX8MP
- Remove deprecated legacy clock binding for i.MX SCU clock driver
- Use common clk-imx8qxp for both i.MX8QXP and i.MX8QM
- Add multiple clocks to clk-imx8qxp driver (enet, hdmi, lcdif, audio,
parallel interface)
- Add dedicated clock ops for i.MX paralel interface
- Different fixes for clocks controlled by ATF on i.MX SoCs
- Add A53/A72 frequency scaling support i.MX clk-scu driver
- Add special case for DCSS clock on suspend for i.MX clk-scu driver
- Add parent save/restore on suspend/resume to i.MX clk-scu driver
- Skip runtime PM enablement for CPU clocks in i.MX clk-scu driver
- Remove the sys1_pll/sys2_pll clock gates for i.MX8MQ and their
bindings
- Tegra clk driver no longer deasserts resets on clk_enable as it
gets in the way of certain power-up sequences
- Fix compile testing for Tegra clk driver
- One patch to fix a divider on the Allwinner v3s Audio PLL
- Add support for CPU core clock boost modes on Renesas R-Car Gen3
- Add ISPCS (Image Signal Processor) clocks on Renesas R-Car V3U
- Switch SH/R-Mobile and R-Car "DIV6" clocks to .determine_rate()
and improve support for multiple parents
- Switch Renesas RZ/N1 divider clocks to .determine_rate()
- Add ZA2 (Audio Clock Generator) clock on Renesas R-Car D3
- Convert ar7 to common clk framework
- Convert ralink to common clk framework
-----BEGIN PGP SIGNATURE-----
iQJFBAABCAAvFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAmDbu3sRHHNib3lkQGtl
cm5lbC5vcmcACgkQrQKIl8bklSV+OA/9EEV3uuauFsxVm8ySX4T8amHAzE98asEX
XldxMqBuGNnlqJn3A3LeGISKKafaRMkL/7xqBnTi9ZycDy1WRi2SiAKLTDoJCmi7
ES32EBCO1O9D5uo4mYFsYgHUaxFmE+4tQbtDCttVt59yZEiiNPz0Lm8tWz5yuDzX
IwCN8HrNShyL4dykTRUDuUkqrTg9sSqSvdG+XcyI24pgLtBWvJU32wIFfLN+/n9C
JSyYwzHkajoeuv5kpAJ1IV/tzZgy77xQHunsatJWz1qJ1J2eFADWI2p3NVf88N21
5Mw5xvikMJZ5Xq8pdZKiyEQOFfcxN/+k7hfc6eq3SDpbkaHPti9CX2rv9Uck6rdh
Bigixsx9IHbQ+1CJAXZxcAJma/GwzoWW1irqzTQoChYgwlJIyPijFqbuJxqS4P0d
9sEp0WvbdAEgnktiqs7gphki7Q04y2gUD3LKD6hz5sL0vZ+Dy1DY6olkWJefGrHo
FDnEGf6gsP3vvvlJt5G2zeZQ/NzMKkfaIGLj/1hTtoLMaxpg282cmPXVUxD+ripW
/GG/z14RdaHQXeMXduo+MeK5qUsO6LspnYown54IWilOOo1m/rfbun3yAFJaphG1
ZQB+JDfeH8Cv6AYbNwbEpXyXyj2Rz5fGQjA31+97fCCxykZ+suBQkWqK/lUCmTyf
ofwokRnKiYY=
=YnCF
-----END PGP SIGNATURE-----
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
Pull clk updates from Stephen Boyd:
"This round has a diffstat dominated by Qualcomm clk drivers. Honestly
though that's just a bunch of data so the diffstat reflects that.
Looking beyond that there's just a bunch of updates all around in
various clk drivers. Renesas and NXP (for i.MX) are two SoC vendors
that have a lot of patches in here.
Overall the driver changes look to be mostly enabling more clks and
non-critical fixes that we could hold until the next merge window.
I'm especially excited about the series from Arnd that graduates
clkdev to be the only implementation of clk_get() and clk_put().
That's a good step in the right direction to migreate eveerything over
to the common clk framework. Now we don't have to worry about clkdev
specific details, they're just part of the clk API now.
Core:
- clkdev is now the only option, i.e. clk_get()/clk_put() is
implemented in only one place in the kernel instead of in
drivers/clk/clkdev.c and in architectures that want their own
implementation
New Drivers:
- Texas Instruments' LMK04832 Ultra Low-Noise JESD204B Compliant
Clock Jitter Cleaner With Dual Loop PLLs
- Qualcomm MDM9607 GCC
- Qualcomm SC8180X display clks
- Qualcomm SM6125 GCC
- Qualcomm SM8250 CAMCC (camera)
- Renesas RZ/G2L SoC
- Hisilicon hi3559A SoC
Updates:
- Stop using clock-output-names in ST clk drivers (yay!)
- Support secure mode of STM32MP1 SoCs
- Improve clock support for Actions S500 SoC
- duty cycle setting support on qcom clks
- Add TI am33xx spread spectrum clock support
- Use determine_rate() for the Amlogic pll ops instead of
round_rate()
- Restrict Amlogic gp0/1 and audio plls range on g12a/sm1
- Improve Amlogic axg-audio controller error on deferral
- Add NNA clocks on Amlogic g12a
- Reduce memory footprint of Rockchip PLL rate tables
- A fix for the newly added Rockchip rk3568 clk driver
- Exported clock for the newly added Rockchip video decoder
- Remove audio ipg clock from i.MX8MP
- Remove deprecated legacy clock binding for i.MX SCU clock driver
- Use common clk-imx8qxp for both i.MX8QXP and i.MX8QM
- Add multiple clocks to clk-imx8qxp driver (enet, hdmi, lcdif,
audio, parallel interface)
- Add dedicated clock ops for i.MX paralel interface
- Different fixes for clocks controlled by ATF on i.MX SoCs
- Add A53/A72 frequency scaling support i.MX clk-scu driver
- Add special case for DCSS clock on suspend for i.MX clk-scu driver
- Add parent save/restore on suspend/resume to i.MX clk-scu driver
- Skip runtime PM enablement for CPU clocks in i.MX clk-scu driver
- Remove the sys1_pll/sys2_pll clock gates for i.MX8MQ and their
bindings
- Tegra clk driver no longer deasserts resets on clk_enable as it
gets in the way of certain power-up sequences
- Fix compile testing for Tegra clk driver
- One patch to fix a divider on the Allwinner v3s Audio PLL
- Add support for CPU core clock boost modes on Renesas R-Car Gen3
- Add ISPCS (Image Signal Processor) clocks on Renesas R-Car V3U
- Switch SH/R-Mobile and R-Car "DIV6" clocks to .determine_rate() and
improve support for multiple parents
- Switch Renesas RZ/N1 divider clocks to .determine_rate()
- Add ZA2 (Audio Clock Generator) clock on Renesas R-Car D3
- Convert ar7 to common clk framework
- Convert ralink to common clk framework"
* tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux: (161 commits)
clk: zynqmp: Handle divider specific read only flag
clk: zynqmp: Use firmware specific mux clock flags
clk: zynqmp: Use firmware specific divider clock flags
clk: zynqmp: Use firmware specific common clock flags
clk: lmk04832: Use of match table
clk: lmk04832: Depend on SPI
clk: stm32mp1: new compatible for secure RCC support
dt-bindings: clock: stm32mp1 new compatible for secure rcc
dt-bindings: reset: add MCU HOLD BOOT ID for SCMI reset domains on stm32mp15
dt-bindings: reset: add IDs for SCMI reset domains on stm32mp15
dt-bindings: clock: add IDs for SCMI clocks on stm32mp15
reset: stm32mp1: remove stm32mp1 reset
clk: hisilicon: Add clock driver for hi3559A SoC
dt-bindings: Document the hi3559a clock bindings
clk: si5341: Add sysfs properties to allow checking/resetting device faults
clk: si5341: Add silabs,iovdd-33 property
clk: si5341: Add silabs,xaxb-ext-clk property
clk: si5341: Allow different output VDD_SEL values
clk: si5341: Update initialization magic
clk: si5341: Check for input clock presence and PLL lock on startup
...
|
||
|---|---|---|
| .. | ||
| sifive | ||
| st | ||
| ti | ||
| actions,owl-cmu.txt | ||
| adi,axi-clkgen.yaml | ||
| allwinner,sun4i-a10-ahb-clk.yaml | ||
| allwinner,sun4i-a10-apb1-clk.yaml | ||
| allwinner,sun4i-a10-apb0-clk.yaml | ||
| allwinner,sun4i-a10-axi-clk.yaml | ||
| allwinner,sun4i-a10-ccu.yaml | ||
| allwinner,sun4i-a10-cpu-clk.yaml | ||
| allwinner,sun4i-a10-display-clk.yaml | ||
| allwinner,sun4i-a10-gates-clk.yaml | ||
| allwinner,sun4i-a10-mbus-clk.yaml | ||
| allwinner,sun4i-a10-mmc-clk.yaml | ||
| allwinner,sun4i-a10-mod1-clk.yaml | ||
| allwinner,sun4i-a10-mod0-clk.yaml | ||
| allwinner,sun4i-a10-osc-clk.yaml | ||
| allwinner,sun4i-a10-pll1-clk.yaml | ||
| allwinner,sun4i-a10-pll3-clk.yaml | ||
| allwinner,sun4i-a10-pll5-clk.yaml | ||
| allwinner,sun4i-a10-pll6-clk.yaml | ||
| allwinner,sun4i-a10-tcon-ch0-clk.yaml | ||
| allwinner,sun4i-a10-usb-clk.yaml | ||
| allwinner,sun4i-a10-ve-clk.yaml | ||
| allwinner,sun5i-a13-ahb-clk.yaml | ||
| allwinner,sun6i-a31-pll6-clk.yaml | ||
| allwinner,sun7i-a20-gmac-clk.yaml | ||
| allwinner,sun7i-a20-out-clk.yaml | ||
| allwinner,sun8i-a83t-de2-clk.yaml | ||
| allwinner,sun8i-h3-bus-gates-clk.yaml | ||
| allwinner,sun9i-a80-ahb-clk.yaml | ||
| allwinner,sun9i-a80-apb0-clk.yaml | ||
| allwinner,sun9i-a80-cpus-clk.yaml | ||
| allwinner,sun9i-a80-de-clks.yaml | ||
| allwinner,sun9i-a80-gt-clk.yaml | ||
| allwinner,sun9i-a80-mmc-config-clk.yaml | ||
| allwinner,sun9i-a80-pll4-clk.yaml | ||
| allwinner,sun9i-a80-usb-clks.yaml | ||
| allwinner,sun9i-a80-usb-mod-clk.yaml | ||
| allwinner,sun9i-a80-usb-phy-clk.yaml | ||
| alphascale,acc.txt | ||
| altr_socfpga.txt | ||
| amlogic,axg-audio-clkc.txt | ||
| amlogic,gxbb-aoclkc.txt | ||
| amlogic,gxbb-clkc.txt | ||
| amlogic,meson8-ddr-clkc.yaml | ||
| amlogic,meson8b-clkc.txt | ||
| arm,syscon-icst.yaml | ||
| armada3700-periph-clock.txt | ||
| armada3700-tbg-clock.txt | ||
| armada3700-xtal-clock.txt | ||
| artpec6.txt | ||
| at91-clock.txt | ||
| axs10x-i2s-pll-clock.txt | ||
| baikal,bt1-ccu-div.yaml | ||
| baikal,bt1-ccu-pll.yaml | ||
| bitmain,bm1880-clk.yaml | ||
| brcm,bcm63xx-clocks.txt | ||
| brcm,bcm2711-dvp.yaml | ||
| brcm,bcm2835-aux-clock.txt | ||
| brcm,bcm2835-cprman.txt | ||
| brcm,bcm53573-ilp.txt | ||
| brcm,iproc-clocks.txt | ||
| brcm,kona-ccu.txt | ||
| calxeda.yaml | ||
| canaan,k210-clk.yaml | ||
| cirrus,lochnagar.yaml | ||
| clk-exynos-audss.txt | ||
| clk-palmas-clk32kg-clocks.txt | ||
| clk-s5pv210-audss.txt | ||
| clock-bindings.txt | ||
| clps711x-clock.txt | ||
| cs2000-cp.txt | ||
| dove-divider-clock.txt | ||
| efm32-clock.txt | ||
| exynos4-clock.txt | ||
| exynos7-clock.txt | ||
| exynos3250-clock.txt | ||
| exynos5250-clock.txt | ||
| exynos5260-clock.txt | ||
| exynos5410-clock.txt | ||
| exynos5420-clock.txt | ||
| exynos5433-clock.txt | ||
| fixed-clock.yaml | ||
| fixed-factor-clock.yaml | ||
| fixed-mmio-clock.txt | ||
| fsl,flexspi-clock.yaml | ||
| fsl,plldig.yaml | ||
| fsl,sai-clock.yaml | ||
| fujitsu,mb86s70-crg11.txt | ||
| gpio-gate-clock.txt | ||
| gpio-mux-clock.yaml | ||
| hi3620-clock.txt | ||
| hi3660-clock.txt | ||
| hi3670-clock.txt | ||
| hi6220-clock.txt | ||
| hisi-crg.txt | ||
| hisilicon,hi3559av100-clock.yaml | ||
| hix5hd2-clock.txt | ||
| idt,versaclock5.yaml | ||
| img,boston-clock.txt | ||
| imx1-clock.yaml | ||
| imx5-clock.yaml | ||
| imx6q-clock.yaml | ||
| imx6sl-clock.yaml | ||
| imx6sll-clock.yaml | ||
| imx6sx-clock.yaml | ||
| imx6ul-clock.yaml | ||
| imx7d-clock.yaml | ||
| imx7ulp-pcc-clock.yaml | ||
| imx7ulp-scg-clock.yaml | ||
| imx8m-clock.yaml | ||
| imx8qxp-lpcg.yaml | ||
| imx21-clock.yaml | ||
| imx23-clock.yaml | ||
| imx25-clock.yaml | ||
| imx27-clock.yaml | ||
| imx28-clock.yaml | ||
| imx31-clock.yaml | ||
| imx35-clock.yaml | ||
| ingenic,cgu.yaml | ||
| intc_stratix10.txt | ||
| intel,agilex.yaml | ||
| intel,cgu-lgm.yaml | ||
| intel,easic-n5x.yaml | ||
| keystone-gate.txt | ||
| keystone-pll.txt | ||
| lpc1850-ccu.txt | ||
| lpc1850-cgu.txt | ||
| lpc1850-creg-clk.txt | ||
| lsi,axm5516-clks.txt | ||
| marvell,berlin.txt | ||
| marvell,mmp2-audio-clock.yaml | ||
| marvell,mmp2-clock.yaml | ||
| marvell,pxa168.txt | ||
| marvell,pxa910.txt | ||
| marvell,pxa1928.txt | ||
| maxim,max9485.txt | ||
| maxim,max77686.txt | ||
| mediatek,mt7621-sysc.yaml | ||
| microchip,pic32.txt | ||
| microchip,sparx5-dpll.yaml | ||
| milbeaut-clock.yaml | ||
| moxa,moxart-clock.txt | ||
| mstar,msc313-mpll.yaml | ||
| mvebu-core-clock.txt | ||
| mvebu-corediv-clock.txt | ||
| mvebu-cpu-clock.txt | ||
| mvebu-gated-clock.txt | ||
| nspire-clock.txt | ||
| nuvoton,npcm750-clk.txt | ||
| nvidia,tegra20-car.txt | ||
| nvidia,tegra30-car.txt | ||
| nvidia,tegra114-car.txt | ||
| nvidia,tegra124-car.txt | ||
| nvidia,tegra124-dfll.txt | ||
| nvidia,tegra210-car.txt | ||
| nxp,lpc3220-clk.txt | ||
| nxp,lpc3220-usb-clk.txt | ||
| oxnas,stdclk.txt | ||
| pistachio-clock.txt | ||
| pwm-clock.txt | ||
| pxa-clock.txt | ||
| qca,ath79-pll.txt | ||
| qcom,a7pll.yaml | ||
| qcom,a53pll.yaml | ||
| qcom,aoncc-sm8250.yaml | ||
| qcom,audiocc-sm8250.yaml | ||
| qcom,camcc-sm8250.yaml | ||
| qcom,camcc.txt | ||
| qcom,dispcc-sm8x50.yaml | ||
| qcom,gcc-apq8064.yaml | ||
| qcom,gcc-ipq8074.yaml | ||
| qcom,gcc-msm8996.yaml | ||
| qcom,gcc-msm8998.yaml | ||
| qcom,gcc-qcs404.yaml | ||
| qcom,gcc-sc7180.yaml | ||
| qcom,gcc-sc7280.yaml | ||
| qcom,gcc-sc8180x.yaml | ||
| qcom,gcc-sdm845.yaml | ||
| qcom,gcc-sdx55.yaml | ||
| qcom,gcc-sm6125.yaml | ||
| qcom,gcc-sm8150.yaml | ||
| qcom,gcc-sm8250.yaml | ||
| qcom,gcc-sm8350.yaml | ||
| qcom,gcc.yaml | ||
| qcom,gpucc-sdm660.yaml | ||
| qcom,gpucc.yaml | ||
| qcom,hfpll.txt | ||
| qcom,krait-cc.txt | ||
| qcom,lcc.txt | ||
| qcom,lpasscc.txt | ||
| qcom,mmcc.yaml | ||
| qcom,msm8996-apcc.yaml | ||
| qcom,msm8998-gpucc.yaml | ||
| qcom,q6sstopcc.yaml | ||
| qcom,rpmcc.txt | ||
| qcom,rpmhcc.yaml | ||
| qcom,sc7180-camcc.yaml | ||
| qcom,sc7180-dispcc.yaml | ||
| qcom,sc7180-lpasscorecc.yaml | ||
| qcom,sc7180-mss.yaml | ||
| qcom,sdm845-dispcc.yaml | ||
| qcom,spmi-clkdiv.txt | ||
| qcom,turingcc.txt | ||
| qcom,videocc.yaml | ||
| qoriq-clock.txt | ||
| renesas,cpg-clocks.yaml | ||
| renesas,cpg-div6-clock.yaml | ||
| renesas,cpg-mssr.yaml | ||
| renesas,cpg-mstp-clocks.yaml | ||
| renesas,emev2-smu.txt | ||
| renesas,h8s2678-pll-clock.txt | ||
| renesas,h8300-div-clock.txt | ||
| renesas,r9a06g032-sysctrl.txt | ||
| renesas,rcar-usb2-clock-sel.yaml | ||
| renesas,rzg2l-cpg.yaml | ||
| rockchip,px30-cru.txt | ||
| rockchip,rk3036-cru.txt | ||
| rockchip,rk3128-cru.txt | ||
| rockchip,rk3188-cru.txt | ||
| rockchip,rk3228-cru.txt | ||
| rockchip,rk3288-cru.txt | ||
| rockchip,rk3308-cru.txt | ||
| rockchip,rk3328-cru.txt | ||
| rockchip,rk3368-cru.txt | ||
| rockchip,rk3399-cru.txt | ||
| rockchip,rk3568-cru.yaml | ||
| rockchip,rv1108-cru.txt | ||
| samsung,s2mps11.txt | ||
| samsung,s3c64xx-clock.txt | ||
| samsung,s3c2410-clock.txt | ||
| samsung,s3c2412-clock.txt | ||
| samsung,s3c2443-clock.txt | ||
| samsung,s5pv210-clock.txt | ||
| silabs,si514.txt | ||
| silabs,si544.txt | ||
| silabs,si570.txt | ||
| silabs,si5341.txt | ||
| silabs,si5351.txt | ||
| snps,hsdk-pll-clock.txt | ||
| snps,pll-clock.txt | ||
| socionext,uniphier-clock.yaml | ||
| sprd,sc9860-clk.txt | ||
| sprd,sc9863a-clk.yaml | ||
| st,nomadik.txt | ||
| st,stm32-rcc.txt | ||
| st,stm32h7-rcc.txt | ||
| st,stm32mp1-rcc.yaml | ||
| stericsson,abx500.txt | ||
| ti-clkctrl.txt | ||
| ti-keystone-pllctrl.txt | ||
| ti,am654-ehrpwm-tbclk.yaml | ||
| ti,cdce706.txt | ||
| ti,cdce925.txt | ||
| ti,lmk04832.yaml | ||
| ti,sci-clk.txt | ||
| ux500.txt | ||
| vf610-clock.txt | ||
| vt8500.txt | ||
| xgene.txt | ||
| xlnx,versal-clk.yaml | ||
| xlnx,zynqmp-clk.txt | ||
| zynq-7000.txt | ||