mirror of
https://github.com/torvalds/linux.git
synced 2026-05-12 16:18:45 +02:00
06498d59bb
Add device tree bindings for the global clock controller on Qualcomm Nord platform. The global clock controller on Nord SoC is divided into multiple clock controllers (GCC,SE_GCC,NE_GCC and NW_GCC). Add each of the bindings to define the clock controllers. Signed-off-by: Taniya Das <taniya.das@oss.qualcomm.com> Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com> Link: https://lore.kernel.org/r/20260403-nord-clks-v1-3-018af14979fd@oss.qualcomm.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
59 lines
1.4 KiB
YAML
59 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,nord-gcc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Global Clock & Reset Controller on Nord SoC
|
|
|
|
maintainers:
|
|
- Taniya Das <taniya.das@oss.qualcomm.com>
|
|
|
|
description: |
|
|
Qualcomm global clock control module provides the clocks, resets and power
|
|
domains on Nord SoC.
|
|
|
|
See also: include/dt-bindings/clock/qcom,nord-gcc.h
|
|
|
|
properties:
|
|
compatible:
|
|
const: qcom,nord-gcc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: Sleep clock source
|
|
- description: PCIE A Pipe clock source
|
|
- description: PCIE B Pipe clock source
|
|
- description: PCIE C Pipe clock source
|
|
- description: PCIE D Pipe clock source
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- '#power-domain-cells'
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
clock-controller@100000 {
|
|
compatible = "qcom,nord-gcc";
|
|
reg = <0x00100000 0x1f4200>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
|
<&sleep_clk>,
|
|
<&pcie_a_pipe_clk>,
|
|
<&pcie_b_pipe_clk>,
|
|
<&pcie_c_pipe_clk>,
|
|
<&pcie_d_pipe_clk>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
|
|
...
|