mirror of
https://github.com/torvalds/linux.git
synced 2026-07-04 12:07:14 +02:00
This adds basic CPU and cluster reset controls on RTSM for the A15x4-A7x4 model configuration using the Dual Cluster System Configuration Block (DCSCB). The cache coherency interconnect (CCI) is not handled yet. Signed-off-by: Nicolas Pitre <nico@linaro.org> Reviewed-by: Santosh Shilimkar <santosh.shilimkar@ti.com> Acked-by: Pawel Moll <pawel.moll@arm.com> |
||
|---|---|---|
| .. | ||
| bindings | ||
| 00-INDEX | ||
| booting-without-of.txt | ||
| usage-model.txt | ||