mirror of
https://github.com/torvalds/linux.git
synced 2026-09-19 00:58:02 +02:00
65a38ddeae
Add a test for sign-extending MMIO loads (LDRSB, LDRSH, LDRSW) into Xt and Wt destinations, with and without the sign bit set. The host supplies the MMIO data and checks the guest register holds the sign-extended value. Repeat the loads big-endian on a mixed-endian implementation. Issue those at EL0: SCTLR_EL1.EE would make an EL1 load big-endian but also walk the little-endian page tables big-endian, whereas SCTLR_EL1.E0E selects only EL0 data endianness and leaves the walk little-endian. Signed-off-by: Fuad Tabba <fuad.tabba@linux.dev> Link: https://patch.msgid.link/20260706115522.954913-3-fuad.tabba@linux.dev Signed-off-by: Marc Zyngier <maz@kernel.org> |
||
|---|---|---|
| .. | ||
| aarch32_id_regs.c | ||
| arch_timer_edge_cases.c | ||
| arch_timer.c | ||
| at.c | ||
| debug-exceptions.c | ||
| external_aborts.c | ||
| get-reg-list.c | ||
| hello_el2.c | ||
| host_sve.c | ||
| hypercalls.c | ||
| idreg-idst.c | ||
| kvm-uuid.c | ||
| mmio_sign_ext.c | ||
| no-vgic.c | ||
| page_fault_test.c | ||
| psci_test.c | ||
| sea_to_user.c | ||
| set_id_regs.c | ||
| smccc_filter.c | ||
| vcpu_width_config.c | ||
| vgic_init.c | ||
| vgic_irq.c | ||
| vgic_lpi_stress.c | ||
| vgic_v5.c | ||
| vpmu_counter_access.c | ||