mirror of
https://github.com/torvalds/linux.git
synced 2026-05-28 09:04:39 +02:00
commit e5e66adfe4 ("perf regs: Remove __weak attributive arch_sdt_arg_parse_op() function")
removes arch_sdt_arg_parse_op() functions and reveals missing s390 support.
The following warning is printed:
Unknown ELF machine 22, standard arguments parse will be skipped.
ELF machine 22 is the EM_S390 host. This happens with command
# ./perf record -v -- stress-ng -t 1s --matrix 0
when the event is not specified.
Add s390 specific __perf_sdt_arg_parse_op_s390() function to support
-architecture calls to arch_sdt_arg_parse_op() for s390.
The warning disappears.
Signed-off-by: Thomas Richter <tmricht@linux.ibm.com>
Reviewed-by: Ian Rogers <irogers@google.com>
Tested-by: Jan Polensky <japo@linux.ibm.com>
Cc: Dapeng Mi <dapeng1.mi@linux.intel.com>
Signed-off-by: Namhyung Kim <namhyung@kernel.org>
252 lines
5.1 KiB
C
252 lines
5.1 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
#include <elf.h>
|
|
#include <errno.h>
|
|
#include <string.h>
|
|
#include "dwarf-regs.h"
|
|
#include "perf_regs.h"
|
|
#include "util/sample.h"
|
|
#include "debug.h"
|
|
|
|
int perf_sdt_arg_parse_op(uint16_t e_machine, char *old_op, char **new_op)
|
|
{
|
|
int ret = SDT_ARG_SKIP;
|
|
|
|
switch (e_machine) {
|
|
case EM_AARCH64:
|
|
ret = __perf_sdt_arg_parse_op_arm64(old_op, new_op);
|
|
break;
|
|
case EM_PPC:
|
|
case EM_PPC64:
|
|
ret = __perf_sdt_arg_parse_op_powerpc(old_op, new_op);
|
|
break;
|
|
case EM_386:
|
|
case EM_X86_64:
|
|
ret = __perf_sdt_arg_parse_op_x86(old_op, new_op);
|
|
break;
|
|
case EM_S390:
|
|
ret = __perf_sdt_arg_parse_op_s390(old_op, new_op);
|
|
break;
|
|
default:
|
|
pr_debug("Unknown ELF machine %d, standard arguments parse will be skipped.\n",
|
|
e_machine);
|
|
break;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
uint64_t perf_intr_reg_mask(uint16_t e_machine)
|
|
{
|
|
uint64_t mask = 0;
|
|
|
|
switch (e_machine) {
|
|
case EM_ARM:
|
|
mask = __perf_reg_mask_arm(/*intr=*/true);
|
|
break;
|
|
case EM_AARCH64:
|
|
mask = __perf_reg_mask_arm64(/*intr=*/true);
|
|
break;
|
|
case EM_CSKY:
|
|
mask = __perf_reg_mask_csky(/*intr=*/true);
|
|
break;
|
|
case EM_LOONGARCH:
|
|
mask = __perf_reg_mask_loongarch(/*intr=*/true);
|
|
break;
|
|
case EM_MIPS:
|
|
mask = __perf_reg_mask_mips(/*intr=*/true);
|
|
break;
|
|
case EM_PPC:
|
|
case EM_PPC64:
|
|
mask = __perf_reg_mask_powerpc(/*intr=*/true);
|
|
break;
|
|
case EM_RISCV:
|
|
mask = __perf_reg_mask_riscv(/*intr=*/true);
|
|
break;
|
|
case EM_S390:
|
|
mask = __perf_reg_mask_s390(/*intr=*/true);
|
|
break;
|
|
case EM_386:
|
|
case EM_X86_64:
|
|
mask = __perf_reg_mask_x86(/*intr=*/true);
|
|
break;
|
|
default:
|
|
pr_debug("Unknown ELF machine %d, interrupt sampling register mask will be empty.\n",
|
|
e_machine);
|
|
break;
|
|
}
|
|
|
|
return mask;
|
|
}
|
|
|
|
uint64_t perf_user_reg_mask(uint16_t e_machine)
|
|
{
|
|
uint64_t mask = 0;
|
|
|
|
switch (e_machine) {
|
|
case EM_ARM:
|
|
mask = __perf_reg_mask_arm(/*intr=*/false);
|
|
break;
|
|
case EM_AARCH64:
|
|
mask = __perf_reg_mask_arm64(/*intr=*/false);
|
|
break;
|
|
case EM_CSKY:
|
|
mask = __perf_reg_mask_csky(/*intr=*/false);
|
|
break;
|
|
case EM_LOONGARCH:
|
|
mask = __perf_reg_mask_loongarch(/*intr=*/false);
|
|
break;
|
|
case EM_MIPS:
|
|
mask = __perf_reg_mask_mips(/*intr=*/false);
|
|
break;
|
|
case EM_PPC:
|
|
case EM_PPC64:
|
|
mask = __perf_reg_mask_powerpc(/*intr=*/false);
|
|
break;
|
|
case EM_RISCV:
|
|
mask = __perf_reg_mask_riscv(/*intr=*/false);
|
|
break;
|
|
case EM_S390:
|
|
mask = __perf_reg_mask_s390(/*intr=*/false);
|
|
break;
|
|
case EM_386:
|
|
case EM_X86_64:
|
|
mask = __perf_reg_mask_x86(/*intr=*/false);
|
|
break;
|
|
default:
|
|
pr_debug("Unknown ELF machine %d, user sampling register mask will be empty.\n",
|
|
e_machine);
|
|
break;
|
|
}
|
|
|
|
return mask;
|
|
}
|
|
|
|
const char *perf_reg_name(int id, uint16_t e_machine, uint32_t e_flags)
|
|
{
|
|
const char *reg_name = NULL;
|
|
|
|
switch (e_machine) {
|
|
case EM_ARM:
|
|
reg_name = __perf_reg_name_arm(id);
|
|
break;
|
|
case EM_AARCH64:
|
|
reg_name = __perf_reg_name_arm64(id);
|
|
break;
|
|
case EM_CSKY:
|
|
reg_name = __perf_reg_name_csky(id, e_flags);
|
|
break;
|
|
case EM_LOONGARCH:
|
|
reg_name = __perf_reg_name_loongarch(id);
|
|
break;
|
|
case EM_MIPS:
|
|
reg_name = __perf_reg_name_mips(id);
|
|
break;
|
|
case EM_PPC:
|
|
case EM_PPC64:
|
|
reg_name = __perf_reg_name_powerpc(id);
|
|
break;
|
|
case EM_RISCV:
|
|
reg_name = __perf_reg_name_riscv(id);
|
|
break;
|
|
case EM_S390:
|
|
reg_name = __perf_reg_name_s390(id);
|
|
break;
|
|
case EM_386:
|
|
case EM_X86_64:
|
|
reg_name = __perf_reg_name_x86(id);
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
if (reg_name)
|
|
return reg_name;
|
|
|
|
pr_debug("Failed to find register %d for ELF machine type %u\n", id, e_machine);
|
|
return "unknown";
|
|
}
|
|
|
|
int perf_reg_value(u64 *valp, struct regs_dump *regs, int id)
|
|
{
|
|
int i, idx = 0;
|
|
u64 mask = regs->mask;
|
|
|
|
if ((u64)id >= PERF_SAMPLE_REGS_CACHE_SIZE)
|
|
return -EINVAL;
|
|
|
|
if (regs->cache_mask & (1ULL << id))
|
|
goto out;
|
|
|
|
if (!(mask & (1ULL << id)))
|
|
return -EINVAL;
|
|
|
|
for (i = 0; i < id; i++) {
|
|
if (mask & (1ULL << i))
|
|
idx++;
|
|
}
|
|
|
|
regs->cache_mask |= (1ULL << id);
|
|
regs->cache_regs[id] = regs->regs[idx];
|
|
|
|
out:
|
|
*valp = regs->cache_regs[id];
|
|
return 0;
|
|
}
|
|
|
|
uint64_t perf_arch_reg_ip(uint16_t e_machine)
|
|
{
|
|
switch (e_machine) {
|
|
case EM_ARM:
|
|
return __perf_reg_ip_arm();
|
|
case EM_AARCH64:
|
|
return __perf_reg_ip_arm64();
|
|
case EM_CSKY:
|
|
return __perf_reg_ip_csky();
|
|
case EM_LOONGARCH:
|
|
return __perf_reg_ip_loongarch();
|
|
case EM_MIPS:
|
|
return __perf_reg_ip_mips();
|
|
case EM_PPC:
|
|
case EM_PPC64:
|
|
return __perf_reg_ip_powerpc();
|
|
case EM_RISCV:
|
|
return __perf_reg_ip_riscv();
|
|
case EM_S390:
|
|
return __perf_reg_ip_s390();
|
|
case EM_386:
|
|
case EM_X86_64:
|
|
return __perf_reg_ip_x86();
|
|
default:
|
|
pr_err("Failed to find IP register for ELF machine type %u\n", e_machine);
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
uint64_t perf_arch_reg_sp(uint16_t e_machine)
|
|
{
|
|
switch (e_machine) {
|
|
case EM_ARM:
|
|
return __perf_reg_sp_arm();
|
|
case EM_AARCH64:
|
|
return __perf_reg_sp_arm64();
|
|
case EM_CSKY:
|
|
return __perf_reg_sp_csky();
|
|
case EM_LOONGARCH:
|
|
return __perf_reg_sp_loongarch();
|
|
case EM_MIPS:
|
|
return __perf_reg_sp_mips();
|
|
case EM_PPC:
|
|
case EM_PPC64:
|
|
return __perf_reg_sp_powerpc();
|
|
case EM_RISCV:
|
|
return __perf_reg_sp_riscv();
|
|
case EM_S390:
|
|
return __perf_reg_sp_s390();
|
|
case EM_386:
|
|
case EM_X86_64:
|
|
return __perf_reg_sp_x86();
|
|
default:
|
|
pr_err("Failed to find SP register for ELF machine type %u\n", e_machine);
|
|
return 0;
|
|
}
|
|
}
|