mirror of
https://github.com/torvalds/linux.git
synced 2026-07-27 17:47:41 +02:00
adfcf6e89b
Replace the static array of algorithms with a call to an architecture helper to register algorithms. This serves two purposes: it avoid having to register all algorithms in a single central place, and it removes the need for the priority field by just registering the algorithms that the architecture considers suitable for the currently running CPUs. [hch@lst.de: register avx512 after avx2] Link: https://lore.kernel.org/20260527074539.2292913-3-hch@lst.de Link: https://lore.kernel.org/20260518051804.462141-11-hch@lst.de Signed-off-by: Christoph Hellwig <hch@lst.de> Acked-by: Ard Biesheuvel <ardb@kernel.org> Tested-by: Ard Biesheuvel <ardb@kernel.org> # kunit only on arm64 Cc: Albert Ou <aou@eecs.berkeley.edu> Cc: Alexander Gordeev <agordeev@linux.ibm.com> Cc: Alexandre Ghiti <alex@ghiti.fr> Cc: Arnd Bergmann <arnd@arndb.de> Cc: "Borislav Petkov (AMD)" <bp@alien8.de> Cc: Catalin Marinas <catalin.marinas@arm.com> Cc: Chris Mason <clm@fb.com> Cc: Christian Borntraeger <borntraeger@linux.ibm.com> Cc: Dan Williams <dan.j.williams@intel.com> Cc: David Sterba <dsterba@suse.com> Cc: Heiko Carstens <hca@linux.ibm.com> Cc: Herbert Xu <herbert@gondor.apana.org.au> Cc: "H. Peter Anvin" <hpa@zytor.com> Cc: Huacai Chen <chenhuacai@kernel.org> Cc: Ingo Molnar <mingo@redhat.com> Cc: Li Nan <linan122@huawei.com> Cc: Madhavan Srinivasan <maddy@linux.ibm.com> Cc: Michael Ellerman <mpe@ellerman.id.au> Cc: Nicholas Piggin <npiggin@gmail.com> Cc: Palmer Dabbelt <palmer@dabbelt.com> Cc: Song Liu <song@kernel.org> Cc: Sven Schnelle <svens@linux.ibm.com> Cc: Vasily Gorbik <gor@linux.ibm.com> Cc: WANG Xuerui <kernel@xen0n.name> Cc: Will Deacon <will@kernel.org> Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
33 lines
1.0 KiB
C
33 lines
1.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
|
|
#include <asm/cputable.h>
|
|
|
|
extern const struct raid6_calls raid6_altivec1;
|
|
extern const struct raid6_calls raid6_altivec2;
|
|
extern const struct raid6_calls raid6_altivec4;
|
|
extern const struct raid6_calls raid6_altivec8;
|
|
extern const struct raid6_calls raid6_vpermxor1;
|
|
extern const struct raid6_calls raid6_vpermxor2;
|
|
extern const struct raid6_calls raid6_vpermxor4;
|
|
extern const struct raid6_calls raid6_vpermxor8;
|
|
|
|
static __always_inline void __init arch_raid6_init(void)
|
|
{
|
|
raid6_algo_add_default();
|
|
|
|
/* This assumes either all CPUs have Altivec or none does */
|
|
if (cpu_has_feature(CPU_FTR_ALTIVEC)) {
|
|
raid6_algo_add(&raid6_altivec1);
|
|
raid6_algo_add(&raid6_altivec2);
|
|
raid6_algo_add(&raid6_altivec4);
|
|
raid6_algo_add(&raid6_altivec8);
|
|
}
|
|
if (cpu_has_feature(CPU_FTR_ALTIVEC_COMP) &&
|
|
cpu_has_feature(CPU_FTR_ARCH_207S)) {
|
|
raid6_algo_add(&raid6_vpermxor1);
|
|
raid6_algo_add(&raid6_vpermxor2);
|
|
raid6_algo_add(&raid6_vpermxor4);
|
|
raid6_algo_add(&raid6_vpermxor8);
|
|
}
|
|
}
|