mirror of
https://github.com/torvalds/linux.git
synced 2026-05-31 02:24:24 +02:00
5f6bbba5e9
Instead of exposing the riscv-optimized SM3 code via a riscv-specific crypto_shash algorithm, instead just implement the sm3_blocks() library function. This is much simpler, it makes the SM3 library functions be riscv-optimized, and it fixes the longstanding issue where the riscv-optimized SM3 code was disabled by default. SM3 still remains available through crypto_shash, but individual architectures no longer need to handle it. Tweak the prototype of sm3_transform_zvksh_zvkb() to match what the library expects, including changing the block count to size_t. Note that the assembly code already treated it as size_t. Note: to see the diff from arch/riscv/crypto/sm3-riscv64-glue.c to lib/crypto/riscv/sm3.h, view this commit with 'git show -M10'. Acked-by: Ard Biesheuvel <ardb@kernel.org> Link: https://lore.kernel.org/r/20260321040935.410034-9-ebiggers@kernel.org Signed-off-by: Eric Biggers <ebiggers@kernel.org>
40 lines
1.1 KiB
C
40 lines
1.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* SM3 using the RISC-V vector crypto extensions
|
|
*
|
|
* Copyright (C) 2023 VRULL GmbH
|
|
* Author: Heiko Stuebner <heiko.stuebner@vrull.eu>
|
|
*
|
|
* Copyright (C) 2023 SiFive, Inc.
|
|
* Author: Jerry Shih <jerry.shih@sifive.com>
|
|
*/
|
|
|
|
#include <asm/simd.h>
|
|
#include <asm/vector.h>
|
|
|
|
static __ro_after_init DEFINE_STATIC_KEY_FALSE(have_extensions);
|
|
|
|
asmlinkage void sm3_transform_zvksh_zvkb(struct sm3_block_state *state,
|
|
const u8 *data, size_t nblocks);
|
|
|
|
static void sm3_blocks(struct sm3_block_state *state,
|
|
const u8 *data, size_t nblocks)
|
|
{
|
|
if (static_branch_likely(&have_extensions) && likely(may_use_simd())) {
|
|
kernel_vector_begin();
|
|
sm3_transform_zvksh_zvkb(state, data, nblocks);
|
|
kernel_vector_end();
|
|
} else {
|
|
sm3_blocks_generic(state, data, nblocks);
|
|
}
|
|
}
|
|
|
|
#define sm3_mod_init_arch sm3_mod_init_arch
|
|
static void sm3_mod_init_arch(void)
|
|
{
|
|
if (riscv_isa_extension_available(NULL, ZVKSH) &&
|
|
riscv_isa_extension_available(NULL, ZVKB) &&
|
|
riscv_vector_vlen() >= 128)
|
|
static_branch_enable(&have_extensions);
|
|
}
|