mirror of
https://github.com/torvalds/linux.git
synced 2026-09-24 06:24:02 +02:00
2c599da823
Export cxl core functions for a Type2 driver being able to discover and map the device registers. Signed-off-by: Alejandro Lucero <alucerop@amd.com> Reviewed-by: Dan Williams <dan.j.williams@intel.com> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Reviewed-by: Dave Jiang <dave.jiang@intel.com> Reviewed-by: Ben Cheatham <benjamin.cheatham@amd.com> Acked-by: Edward Cree <ecree.xilinx@gmail.com> Link: https://patch.msgid.link/20260629183727.51502-2-alejandro.lucero-palau@amd.com Signed-off-by: Dave Jiang <dave.jiang@intel.com>
23 lines
531 B
C
23 lines
531 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* Copyright(c) 2020 Intel Corporation. All rights reserved. */
|
|
|
|
#ifndef __CXL_CXL_PCI_H__
|
|
#define __CXL_CXL_PCI_H__
|
|
|
|
/* Register Block Identifier (RBI) */
|
|
enum cxl_regloc_type {
|
|
CXL_REGLOC_RBI_EMPTY = 0,
|
|
CXL_REGLOC_RBI_COMPONENT,
|
|
CXL_REGLOC_RBI_VIRT,
|
|
CXL_REGLOC_RBI_MEMDEV,
|
|
CXL_REGLOC_RBI_PMU,
|
|
CXL_REGLOC_RBI_TYPES
|
|
};
|
|
|
|
struct cxl_register_map;
|
|
struct pci_dev;
|
|
|
|
int cxl_pci_setup_regs(struct pci_dev *pdev, enum cxl_regloc_type type,
|
|
struct cxl_register_map *map);
|
|
#endif
|