mirror of
https://github.com/torvalds/linux.git
synced 2026-10-15 20:30:02 +02:00
26a7398326
bindings: - Cleanup xilinx.txt - Update ZynqMP firmware and clock descriptions zynq: - Drop bias-high-impedance on SD zynqmp: - Drop bias-high-impedance on SD - Correct indentation versalnet: - Enable firmware interface including clock, power and reset -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQSXAixArPbWpRanWW+rB/7wTvUR9QUCanSBggAKCRCrB/7wTvUR 9TNQAQCG3ozb+32rwqFL+3p19YMJjlwu7By2dxnEj0m+7WUgZwD+KrRdMdZNmMmJ /xXDFy+4zetk7wrI59/IcD94DW1nGQI= =fwxF -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmp5+PYACgkQmmx57+YA GNmNnQ//dZTekeOe+u0siBKPQiBMr62hgp9tQvvGlIA89jPBX8qNc0xs57/iFF1S UX6N21aDuvK1s6uycfll8P4EpQfCOM1Ut/A6fsPJa04zSGfwiYbMKYrevX+HRH/X fnsaL5BUOEEwehwNXSyRnKOMiaKtxnCPdTTit/cUmbT5zDKSthtYmcRhqnjxe4Fe Ssk4Fe/13PKi+8J4jFBLLvmoSLXpv9yTHMhRVzW6oYrqHb2w/nGD/f8QrhdH2b1U ex/VOXPORPlMBXrQz7ZwM+a6lPYCoAJ++HwRjY+o5sRXN6U3ssmtckp59xshDHDg swPr6vO3M10lNnGZXGaWbzbJRYArVB1l9FJeSbaPo7B1nLx9ApT1q86ibD86Hwxj kAkVGYT9GWd6M6BXG0795WmPZqHxTPdGa0Y54y+kjDp/kfO4TYycsw33yzIytJrd lprgFeZ8cpnTvnMpIucKaMxb2tjdsc3vOU8HAKwRsheJo32f45naScByOgiwGEOE ST8naRd2RruV2pJk5dZ6PbNBWyB7RTstx4imlCCgXldA7eujr46IntzZuJEOIc0J zgUXQCLoVXsPQq758LHWQi1XmaRkinnFc0mpUyqNE/t4FZ7N/1xfDQ2tzWtM8GA3 M3pUwPZgNHiTZ+uij0yshuIvV2rJpfio8Do+rBLqh5yx9rYCpRk= =qbgE -----END PGP SIGNATURE----- Merge tag 'zynqmp-dt-for-7.3' of https://github.com/Xilinx/linux-xlnx into soc/dt arm64: Xilinx DT changes for 7.3 bindings: - Cleanup xilinx.txt - Update ZynqMP firmware and clock descriptions zynq: - Drop bias-high-impedance on SD zynqmp: - Drop bias-high-impedance on SD - Correct indentation versalnet: - Enable firmware interface including clock, power and reset * tag 'zynqmp-dt-for-7.3' of https://github.com/Xilinx/linux-xlnx: arm64: versal-net: Switch Versal NET to firmware clock interface dt-bindings: clock: versal-clk: Fix Versal NET clock validation dt-bindings: clock: Move xlnx,zynqmp-clk to its own schema dt-bindings: clock: versal-clk: Fix mio_clk index range in clock-names pattern dt-bindings: firmware: xilinx: Add missing example for ZynqMP dt-bindings: xilinx: Remove EDK/Ethernet references arm64: dts: xilinx: zynqmp-sck: Correct indentation arm: dts: xilinx: drop bias-high-impedance on SDIO CD/WP pins arm64: dts: xilinx: drop bias-high-impedance on SDIO CD/WP pins Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|---|---|---|
| .. | ||
| Makefile | ||
| zynq-7000.dtsi | ||
| zynq-cc108.dts | ||
| zynq-ebaz4205.dts | ||
| zynq-microzed.dts | ||
| zynq-parallella.dts | ||
| zynq-zc702.dts | ||
| zynq-zc706.dts | ||
| zynq-zc770-xm010.dts | ||
| zynq-zc770-xm011.dts | ||
| zynq-zc770-xm012.dts | ||
| zynq-zc770-xm013.dts | ||
| zynq-zed.dts | ||
| zynq-zturn-common.dtsi | ||
| zynq-zturn-v5.dts | ||
| zynq-zturn.dts | ||
| zynq-zybo-z7.dts | ||
| zynq-zybo.dts | ||