mirror of
https://github.com/torvalds/linux.git
synced 2026-07-27 17:47:41 +02:00
drm/i915/wm: Verify 'ddb_y' as well as 'ddb'
Verify the pre-icl NV12 Y color plane DDB entry. Thus far we've only verified the RGB/UV DDB entry. Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: https://patch.msgid.link/20260324134843.2364-8-ville.syrjala@linux.intel.com Reviewed-by: Vinod Govindapillai <vinod.govindapillai@intel.com>
This commit is contained in:
parent
4268d1397d
commit
fd52fb0d6c
|
|
@ -4022,6 +4022,10 @@ void intel_wm_state_verify(struct intel_atomic_state *state,
|
|||
skl_ddb_entry_verify(plane, "DDB",
|
||||
&hw->ddb[plane->id],
|
||||
&new_crtc_state->wm.skl.plane_ddb[plane->id]);
|
||||
|
||||
skl_ddb_entry_verify(plane, "DDB Y",
|
||||
&hw->ddb_y[plane->id],
|
||||
&new_crtc_state->wm.skl.plane_ddb_y[plane->id]);
|
||||
}
|
||||
|
||||
kfree(hw);
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user