github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-06-04 12:35:52 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: imx8m: align anatop with bindings

Browse Source 
The CCM ANALOG module is used for generate PLLs, align the node
with DT bindings

Signed-off-by: Peng Fan <peng.fan@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Peng Fan 2022-09-23 15:49:43 +08:00 committed by Shawn Guo
parent 8fb7256af8
commit f98c2dfedb
4 changed files with 12 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
arch/arm64/boot/dts/freescale/imx8mm.dtsi
View File

@ -573,9 +573,10 @@ fec_mac_address: mac-address@90 {
};
};
anatop: anatop@30360000 {
compatible = "fsl,imx8mm-anatop", "syscon";
anatop: clock-controller@30360000 {
compatible = "fsl,imx8mm-anatop";
reg = <0x30360000 0x10000>;
#clock-cells = <1>;
};
snvs: snvs@30370000 {

6
arch/arm64/boot/dts/freescale/imx8mn.dtsi
View File

@ -576,10 +576,10 @@ fec_mac_address: mac-address@90 {
};
};
anatop: anatop@30360000 {
compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop",
"syscon";
anatop: clock-controller@30360000 {
compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop";
reg = <0x30360000 0x10000>;
#clock-cells = <1>;
};
snvs: snvs@30370000 {

6
arch/arm64/boot/dts/freescale/imx8mp.dtsi
View File

@ -441,10 +441,10 @@ eth_mac2: mac-address@96 {
};
};
anatop: anatop@30360000 {
compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop",
"syscon";
anatop: clock-controller@30360000 {
compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop";
reg = <0x30360000 0x10000>;
#clock-cells = <1>;
};
snvs: snvs@30370000 {

5
arch/arm64/boot/dts/freescale/imx8mq.dtsi
View File

@ -605,10 +605,11 @@ fec_mac_address: mac-address@90 {
};
};
anatop: syscon@30360000 {
compatible = "fsl,imx8mq-anatop", "syscon";
anatop: clock-controller@30360000 {
compatible = "fsl,imx8mq-anatop";
reg = <0x30360000 0x10000>;
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
#clock-cells = <1>;
};
snvs: snvs@30370000 {