mirror of
https://github.com/torvalds/linux.git
synced 2026-05-30 01:53:29 +02:00
arm64/sysreg: Add ICC_IDR0_EL1
Add ICC_IDR0_EL1 register description. Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Reviewed-by: Marc Zyngier <maz@kernel.org> Cc: Will Deacon <will@kernel.org> Cc: Catalin Marinas <catalin.marinas@arm.com> Cc: Marc Zyngier <maz@kernel.org> Acked-by: Catalin Marinas <catalin.marinas@arm.com> Link: https://lore.kernel.org/r/20250703-gicv5-host-v7-11-12e71f1b3528@kernel.org Signed-off-by: Marc Zyngier <maz@kernel.org>
This commit is contained in:
parent
cfd051c5c8
commit
f987581aa7
|
|
@ -3099,6 +3099,22 @@ Sysreg ICC_PPI_HMR1_EL1 3 0 12 10 1
|
|||
Fields ICC_PPI_HMRx_EL1
|
||||
EndSysreg
|
||||
|
||||
Sysreg ICC_IDR0_EL1 3 0 12 10 2
|
||||
Res0 63:12
|
||||
UnsignedEnum 11:8 GCIE_LEGACY
|
||||
0b0000 NI
|
||||
0b0001 IMP
|
||||
EndEnum
|
||||
UnsignedEnum 7:4 PRI_BITS
|
||||
0b0011 4BITS
|
||||
0b0100 5BITS
|
||||
EndEnum
|
||||
UnsignedEnum 3:0 ID_BITS
|
||||
0b0000 16BITS
|
||||
0b0001 24BITS
|
||||
EndEnum
|
||||
EndSysreg
|
||||
|
||||
Sysreg ICC_ICSR_EL1 3 0 12 10 4
|
||||
Res0 63:48
|
||||
Field 47:32 IAFFID
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user