arm64: dts: qcom: glymur: Enable cpufreq cooling devices

Add cooling-cells property to the CPU nodes to support cpufreq
cooling devices.

Signed-off-by: Haritha S K <haritha.k@oss.qualcomm.com>
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20260507-glymur_cpu_freq-v1-1-d566cc1d32c3@oss.qualcomm.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
This commit is contained in:
Haritha S K 2026-05-07 11:59:50 +05:30 committed by Bjorn Andersson
parent 627aab9bfe
commit f5fb358c7d

View File

@ -39,6 +39,7 @@ cpu0: cpu@0 {
power-domains = <&cpu_pd0>, <&scmi_perf 0>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_0>;
#cooling-cells = <2>;
l2_0: l2-cache {
compatible = "cache";
@ -55,6 +56,7 @@ cpu1: cpu@100 {
power-domains = <&cpu_pd1>, <&scmi_perf 0>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_0>;
#cooling-cells = <2>;
};
cpu2: cpu@200 {
@ -65,6 +67,7 @@ cpu2: cpu@200 {
power-domains = <&cpu_pd2>, <&scmi_perf 0>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_0>;
#cooling-cells = <2>;
};
cpu3: cpu@300 {
@ -75,6 +78,7 @@ cpu3: cpu@300 {
power-domains = <&cpu_pd3>, <&scmi_perf 0>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_0>;
#cooling-cells = <2>;
};
cpu4: cpu@400 {
@ -85,6 +89,7 @@ cpu4: cpu@400 {
power-domains = <&cpu_pd4>, <&scmi_perf 0>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_0>;
#cooling-cells = <2>;
};
cpu5: cpu@500 {
@ -95,6 +100,7 @@ cpu5: cpu@500 {
power-domains = <&cpu_pd5>, <&scmi_perf 0>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_0>;
#cooling-cells = <2>;
};
cpu6: cpu@10000 {
@ -105,6 +111,7 @@ cpu6: cpu@10000 {
power-domains = <&cpu_pd6>, <&scmi_perf 1>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_1>;
#cooling-cells = <2>;
l2_1: l2-cache {
compatible = "cache";
@ -121,6 +128,7 @@ cpu7: cpu@10100 {
power-domains = <&cpu_pd7>, <&scmi_perf 1>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_1>;
#cooling-cells = <2>;
};
cpu8: cpu@10200 {
@ -131,6 +139,7 @@ cpu8: cpu@10200 {
power-domains = <&cpu_pd8>, <&scmi_perf 1>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_1>;
#cooling-cells = <2>;
};
cpu9: cpu@10300 {
@ -141,6 +150,7 @@ cpu9: cpu@10300 {
power-domains = <&cpu_pd9>, <&scmi_perf 1>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_1>;
#cooling-cells = <2>;
};
cpu10: cpu@10400 {
@ -151,6 +161,7 @@ cpu10: cpu@10400 {
power-domains = <&cpu_pd10>, <&scmi_perf 1>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_1>;
#cooling-cells = <2>;
};
cpu11: cpu@10500 {
@ -161,6 +172,7 @@ cpu11: cpu@10500 {
power-domains = <&cpu_pd11>, <&scmi_perf 1>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_1>;
#cooling-cells = <2>;
};
cpu12: cpu@20000 {
@ -171,6 +183,7 @@ cpu12: cpu@20000 {
power-domains = <&cpu_pd12>, <&scmi_perf 2>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_2>;
#cooling-cells = <2>;
l2_2: l2-cache {
compatible = "cache";
@ -187,6 +200,7 @@ cpu13: cpu@20100 {
power-domains = <&cpu_pd13>, <&scmi_perf 2>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_2>;
#cooling-cells = <2>;
};
cpu14: cpu@20200 {
@ -197,6 +211,7 @@ cpu14: cpu@20200 {
power-domains = <&cpu_pd14>, <&scmi_perf 2>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_2>;
#cooling-cells = <2>;
};
cpu15: cpu@20300 {
@ -207,6 +222,7 @@ cpu15: cpu@20300 {
power-domains = <&cpu_pd15>, <&scmi_perf 2>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_2>;
#cooling-cells = <2>;
};
cpu16: cpu@20400 {
@ -217,6 +233,7 @@ cpu16: cpu@20400 {
power-domains = <&cpu_pd16>, <&scmi_perf 2>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_2>;
#cooling-cells = <2>;
};
cpu17: cpu@20500 {
@ -227,6 +244,7 @@ cpu17: cpu@20500 {
power-domains = <&cpu_pd17>, <&scmi_perf 2>;
power-domain-names = "psci", "perf";
next-level-cache = <&l2_2>;
#cooling-cells = <2>;
};
cpu-map {