github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-07-28 01:55:51 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: renesas: r9a09g077: Add xSPI nodes

Browse Source 
Add device tree nodes for the two xSPI (Expanded SPI) controllers
integrated into the RZ/T2H (R9A09G077) SoC.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20260526204045.3481604-2-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Lad Prabhakar 2026-05-26 21:40:43 +01:00 committed by Geert Uytterhoeven
parent 0bbc248fa2
commit f0b0d1658a
1 changed files with 40 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
arch/arm64/boot/dts/renesas/r9a09g077.dtsi
View File

@ -1006,6 +1006,46 @@ mii_conv3: mii-conv@3 {
};
};
xspi0: spi@801c0000 {
compatible = "renesas,r9a09g077-xspi",
"renesas,r9a09g047-xspi";
reg = <0 0x801c0000 0 0x1000>,
<0 0x40000000 0 0x10000000>;
reg-names = "regs", "dirmap";
interrupts = <GIC_SPI 654 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 655 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "pulse", "err_pulse";
clocks = <&cpg CPG_MOD 4>,
<&cpg CPG_CORE R9A09G077_XSPI_CLK0>;
clock-names = "ahb", "spi";
resets = <&cpg 4>;
reset-names = "hresetn";
power-domains = <&cpg>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
xspi1: spi@801c1000 {
compatible = "renesas,r9a09g077-xspi",
"renesas,r9a09g047-xspi";
reg = <0 0x801c1000 0 0x1000>,
<0 0x50000000 0 0x10000000>;
reg-names = "regs", "dirmap";
interrupts = <GIC_SPI 656 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 657 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "pulse", "err_pulse";
clocks = <&cpg CPG_MOD 5>,
<&cpg CPG_CORE R9A09G077_XSPI_CLK1>;
clock-names = "ahb", "spi";
resets = <&cpg 5>;
reset-names = "hresetn";
power-domains = <&cpg>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
cpg: clock-controller@80280000 {
compatible = "renesas,r9a09g077-cpg-mssr";
reg = <0 0x80280000 0 0x10000>,