A few more Qualcomm Arm64 defconfig updates for v6.8

This enables the base drivers necessary to boot devices on the X1E
 platform.
 The GPU clock controller for SM8450/SM8550 is enabled and the SC8280XP
 camera clock controller is enabled, to enable respective functionality
 on these platforms.
 -----BEGIN PGP SIGNATURE-----
 
 iQJJBAABCAAzFiEEBd4DzF816k8JZtUlCx85Pw2ZrcUFAmWQ4w8VHGFuZGVyc3Nv
 bkBrZXJuZWwub3JnAAoJEAsfOT8Nma3FekQQAIDooZmUIpsFcMbz2wnCj3l3SsxA
 6wL0lmsW/HMeSYKjJdKyFkx+CQ9C7YKoRbj3JWIzYycnhe/CQTLJOrqg7i9vH5m5
 SDlfh2mWhsbjVeDZy9c82rcnKaxyYH4SB35Yj2WehcLreDd01IA7LK7PDSGO9Xm6
 vatos45gglK9/LeABILSM8hEobJbiCSz4ADB9M7pQKOv/cP5t9nHCjox3vXWe37t
 Rse2OVa3solvJKPj6kyxiJ7HllK5+62DKJodD0Ary75XekjvYJ3+NSCg9dtvG2yz
 WKmEWQcRrgybElmmw4GK8fi7pGNUiIsz2TstmOZyuGn3MtWr6W7Qr6Bbd7WOKUD1
 BTGu1Ceqn8bBGlBSp4t9DUIlcgr4YxgRufdW6HxI6g2bcdsPEwi67KqixwcPik1q
 w0vNiSX0OOgq3lLRdDrGjrh3tLeVDm5ymmAbqVWR9GxDtytBFljTv1Og7GuOGO05
 qrVkURVSZMcqhgSWYppp4svvv+0J1lBroVqdRDESw4CDF6l3cLL11NxGLbLS8Kub
 Re3kx7HAlIZt3MuCTVtGLdkJhWQ0Sd3niNQw9gKiOAIU8eihDluhSNozPOJwzqsi
 Z0mWyRLZ6dpQyBOihA7OwF3aNwY4SQCruaE0FG5kEyMrR3s7JeycM41nLegDldZA
 0awhhz2pD0WJRNy4
 =gd3I
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmWT2PAACgkQYKtH/8kJ
 UicnoRAAmTlKuwvNvBL10mtCvt3cX2d+gKbpzaUaWqoa8gA0nfugLXHXWs7kdnf3
 CQ4FbVASha33WtjAOjLSJ7cx3n49e6SY/HH5VUt0Rn1B4XzONzd4pHtfdVvTx68c
 VVnNEHsZp0tSY0a2XYtNBBxa2HkLk7Z8qCpSDu2gNcSJ27HO3USlOgiuXHHuq0g8
 +b9b4f012VelKuao6l3ZZ9TLMVWLbvNpNwrQCTnOAtWC8e5p+2Tno72/H9vs+pUn
 NTM5olUcGfrxW1mHZbvMp6TFvcC162xuSb0mlIA1fUodQUodBRjpwGPdzLVXVOAb
 b0+3meiPe9x/RPXlbjcvK359FJL/wXY3oQqbpBEn6wssv5gfdR+hg5ZjVwbJxDrz
 VDqiJ8Yi+IFWDAJY1Ckz1BD8m8xxOhY0MA8Dfd/VntTO2S8eeA07VtzC+zqhGKkr
 XQlu/ZxAx+SPU6DvlIpU7ehdGyngH22tyb64vzbBOi+BxgQTJMv05XFMl3NfL8K1
 UyBmHxt5BN2p8TD2lceaqQfB4qEXo16sMPCmUqeMBtuNjNZnOV9RnX0DLu8S3PnM
 m5i/lPOrv6q7Se8uShP6SXX8aZdDXj38FTPYZk6sDcG7gf19DeG57X6aUweE1p3f
 BHLRiuAMjUtxdjERz/idPmwZuEi5Kxk772iXE9dfigL4zXGYmeQ=
 =L0cS
 -----END PGP SIGNATURE-----

Merge tag 'qcom-arm64-defconfig-for-6.8-2' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux into soc/defconfig

A few more Qualcomm Arm64 defconfig updates for v6.8

This enables the base drivers necessary to boot devices on the X1E
platform.
The GPU clock controller for SM8450/SM8550 is enabled and the SC8280XP
camera clock controller is enabled, to enable respective functionality
on these platforms.

* tag 'qcom-arm64-defconfig-for-6.8-2' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux:
  arm64: defconfig: Enable Qualcomm SC8280XP camera clock controller
  arm64: defconfig: enable GPU clock controller for SM8[45]50
  arm64: defconfig: Enable X1E80100 SoC base configs

Link: https://lore.kernel.org/r/20231231034648.3262882-1-andersson@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2024-01-02 10:35:38 +01:00
commit ea15d0c571

View File

@ -622,6 +622,7 @@ CONFIG_PINCTRL_SC8280XP_LPASS_LPI=m
CONFIG_PINCTRL_SM8550=y
CONFIG_PINCTRL_SM8650=y
CONFIG_PINCTRL_SM8550_LPASS_LPI=m
CONFIG_PINCTRL_X1E80100=y
CONFIG_PINCTRL_LPASS_LPI=m
CONFIG_GPIO_AGGREGATOR=m
CONFIG_GPIO_ALTERA=m
@ -1243,6 +1244,7 @@ CONFIG_COMMON_CLK_MT8192_SCP_ADSP=y
CONFIG_COMMON_CLK_MT8192_VDECSYS=y
CONFIG_COMMON_CLK_MT8192_VENCSYS=y
CONFIG_COMMON_CLK_QCOM=y
CONFIG_CLK_X1E80100_GCC=y
CONFIG_QCOM_A53PLL=y
CONFIG_QCOM_CLK_APCS_MSM8916=y
CONFIG_QCOM_CLK_APCC_MSM8996=y
@ -1266,6 +1268,7 @@ CONFIG_QCM_GCC_2290=y
CONFIG_QCM_DISPCC_2290=m
CONFIG_QCS_GCC_404=y
CONFIG_SA_GCC_8775P=y
CONFIG_SC_CAMCC_8280XP=m
CONFIG_SC_DISPCC_8280XP=m
CONFIG_SA_GPUCC_8775P=m
CONFIG_SC_GCC_7180=y
@ -1297,6 +1300,8 @@ CONFIG_SM_TCSRCC_8650=y
CONFIG_SM_GPUCC_6115=m
CONFIG_SM_GPUCC_8150=y
CONFIG_SM_GPUCC_8250=y
CONFIG_SM_GPUCC_8450=m
CONFIG_SM_GPUCC_8550=m
CONFIG_SM_GPUCC_8650=m
CONFIG_SM_VIDEOCC_8250=y
CONFIG_QCOM_HFPLL=y
@ -1561,6 +1566,7 @@ CONFIG_INTERCONNECT_QCOM_SM8350=m
CONFIG_INTERCONNECT_QCOM_SM8450=y
CONFIG_INTERCONNECT_QCOM_SM8550=y
CONFIG_INTERCONNECT_QCOM_SM8650=y
CONFIG_INTERCONNECT_QCOM_X1E80100=y
CONFIG_COUNTER=m
CONFIG_RZ_MTU3_CNT=m
CONFIG_HTE=y