github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-31 02:24:24 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

clk/samsung fixes:

Browse Source 
- fix for a regression in v5.9-rc1 on Odroid XU3/XU4, i.e. booting
    failure due to the DRAM controller root clock being disabled
 -----BEGIN PGP SIGNATURE-----
 
 iQJLBAABCAA1FiEEujTcHEnaPOkZ6f78TVsgp4CceosFAl9gsw0XHHMubmF3cm9j
 a2lAc2Ftc3VuZy5jb20ACgkQTVsgp4CceouyVQ//aEKnHxvrTwDQ47/s0BDIlcXX
 o4LC6zXr2ouy/TZwGU0XqZODdpixuAhaBFSwOZyVhbLH7G5ZW3fWaJhAcQ4NZE8q
 M1kBBDed87RGrgcnJm82r3gbwVJvwAXMg95858kfy1IRNFWWedyBHHB9VQbJIhrJ
 vlMn4B5djXXZVBLMYV8KG19/r1f22zplCEp0vt/mtYaGMvZJIORbGbI0BZ/h/aqD
 2/EtMt/x6mHszCF0+aQr/W2Ucdtto+tyKCjUQMFmdddC7vvvMJS8DeuQMrhSysVB
 5zgyEWBe6PkomwxCcj+CNMx0dERfbiSc4WS4NAeN9b8LUVkhYlVTRtKlFvTCVfw6
 1nbJ6LGjpa4pRsHbnUCBbGwA1Jspdo8Gsq+aPY01UQRSVYd30ccuYvcdzmlPeOha
 EKCVHxGsmlAGhwfI56+2/hdHifNfZS4FEl5pKmaSJWY9UAjjhEWB2WOP2J1g8xJG
 IqwOedu/tUL5cYqf8fEB5QpD8oBmH5tyPqYO2rBl+Q/DOyjt78239IpJAHJN4E58
 PvgTPTDkvdvJKzdZyp4vK9BedFGkFIQZd5eqntG2Uc94HTUj4HL7sKyu3gGm7fca
 zLySIbIfkzONiaxL1maJB8aV9jWpYWiKLSnRysX6t9ydL/zX5nhsCKawSNBqCXRU
 ZtfRY7wcqq1WnokqSt0=
 =dCrJ
 -----END PGP SIGNATURE-----

Merge tag 'v5.9-clk-samsung-fixes' of https://git.kernel.org/pub/scm/linux/kernel/git/snawrocki/clk into clk-fixes

Pull a Samsung clk driver fix from Sylwester Nawrocki:

 - fix for a regression in v5.9-rc1 on Odroid XU3/XU4, i.e. booting
   failure due to the DRAM controller root clock being disabled

* tag 'v5.9-clk-samsung-fixes' of https://git.kernel.org/pub/scm/linux/kernel/git/snawrocki/clk:
  clk: samsung: Keep top BPLL mux on Exynos542x enabled
This commit is contained in:
Stephen Boyd 2020-09-15 09:17:57 -07:00
commit e56b4d4cc5
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
drivers/clk/samsung/clk-exynos5420.c
View File

@ -1655,6 +1655,11 @@ static void __init exynos5x_clk_init(struct device_node *np,
* main G3D clock enablement status.
*/
clk_prepare_enable(__clk_lookup("mout_sw_aclk_g3d"));
/*
* Keep top BPLL mux enabled permanently to ensure that DRAM operates
* properly.
*/
clk_prepare_enable(__clk_lookup("mout_bpll"));
samsung_clk_of_add_provider(np, ctx);
}