mirror of
https://github.com/torvalds/linux.git
synced 2026-05-31 10:33:41 +02:00
arm64: dts: qcom: sm8350: Fix DSI PLL size
As downstream indicates, DSI PLL is actually 0x27c and not 0x260-
wide. Fix that to reserve the correct registers.
Fixes: d4a4410583 ("arm64: dts: qcom: sm8350: Add display system nodes")
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20230120210101.2146852-6-konrad.dybcio@linaro.org
This commit is contained in:
parent
45cd807de1
commit
e3e654ced3
|
|
@ -2965,7 +2965,7 @@ mdss_dsi0_phy: phy@ae94400 {
|
|||
compatible = "qcom,sm8350-dsi-phy-5nm";
|
||||
reg = <0 0x0ae94400 0 0x200>,
|
||||
<0 0x0ae94600 0 0x280>,
|
||||
<0 0x0ae94900 0 0x260>;
|
||||
<0 0x0ae94900 0 0x27c>;
|
||||
reg-names = "dsi_phy",
|
||||
"dsi_phy_lane",
|
||||
"dsi_pll";
|
||||
|
|
@ -3062,7 +3062,7 @@ mdss_dsi1_phy: phy@ae96400 {
|
|||
compatible = "qcom,sm8350-dsi-phy-5nm";
|
||||
reg = <0 0x0ae96400 0 0x200>,
|
||||
<0 0x0ae96600 0 0x280>,
|
||||
<0 0x0ae96900 0 0x260>;
|
||||
<0 0x0ae96900 0 0x27c>;
|
||||
reg-names = "dsi_phy",
|
||||
"dsi_phy_lane",
|
||||
"dsi_pll";
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user