mirror of
https://github.com/torvalds/linux.git
synced 2026-05-26 16:12:59 +02:00
PCI: apple: Drop poll for CORE_RC_PHYIF_STAT_REFCLK
This is checking a core refclk in per-port setup which doesn't make a lot of sense, and the bootloader needs to have gone through this anyway. It doesn't work on T602x, so just drop it across the board. Signed-off-by: Hector Martin <marcan@marcan.st> Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io> Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Tested-by: Janne Grunau <j@jannau.net> Reviewed-by: Rob Herring (Arm) <robh@kernel.org> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Acked-by: Alyssa Rosenzweig <alyssa@rosenzweig.io> Link: https://patch.msgid.link/20250401091713.2765724-11-maz@kernel.org
This commit is contained in:
parent
80b31fbbca
commit
de9637c9f7
|
|
@ -475,12 +475,6 @@ static int apple_pcie_setup_refclk(struct apple_pcie *pcie,
|
|||
u32 stat;
|
||||
int res;
|
||||
|
||||
res = readl_relaxed_poll_timeout(pcie->base + CORE_RC_PHYIF_STAT, stat,
|
||||
stat & CORE_RC_PHYIF_STAT_REFCLK,
|
||||
100, 50000);
|
||||
if (res < 0)
|
||||
return res;
|
||||
|
||||
rmw_set(PHY_LANE_CTL_CFGACC, port->phy + PHY_LANE_CTL);
|
||||
rmw_set(PHY_LANE_CFG_REFCLK0REQ, port->phy + PHY_LANE_CFG);
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user