github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-09-23 13:14:02 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

dt-bindings: pinctrl: airoha: an7583: allow configuration of non-gpio default pins as gpio and pwm

Browse Source 
Some AN7583 pins have non-gpio default settings. This patch provides a way
to configure such pins as GPIO or PWM. Also add gpio-range property in the
dts example.

Please note that gpio52 pin can't be configured as PWM pin.

Signed-off-by: Mikhail Kshevetskiy <mikhail.kshevetskiy@iopsys.eu>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Signed-off-by: Linus Walleij <linusw@kernel.org>
This commit is contained in:
Mikhail Kshevetskiy 2026-08-07 01:05:46 +03:00 committed by Linus Walleij
parent 739bc85aed
commit da64ec8b4d
1 changed files with 14 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
Documentation/devicetree/bindings/pinctrl/airoha,an7583-pinctrl.yaml
View File

@ -61,7 +61,7 @@ patternProperties:
description:
A string containing the name of the function to mux to the group.
enum: [pon, tod_1pps, sipo, mdio, uart, i2c, jtag, pcm, spi,
pcm_spi, emmc, pnand, pcie_reset, pwm, phy1_led0,
pcm_spi, emmc, pnand, gpio, pcie_reset, pwm, phy1_led0,
phy2_led0, phy3_led0, phy4_led0, phy1_led1, phy2_led1,
phy3_led1, phy4_led1]
@ -177,6 +177,16 @@ patternProperties:
properties:
groups:
enum: [pnand]
- if:
properties:
function:
const: gpio
then:
properties:
groups:
enum: [gpio39, gpio40, gpio41, gpio42, gpio43, gpio44,
gpio45, gpio46, gpio47, gpio48, gpio49, gpio50,
gpio51, gpio52]
- if:
properties:
function:
@ -199,7 +209,7 @@ patternProperties:
gpio26, gpio27, gpio28, gpio29, gpio30, gpio31,
gpio36, gpio37, gpio38, gpio39, gpio40, gpio41,
gpio42, gpio43, gpio44, gpio45, gpio46, gpio47,
gpio48]
gpio48, gpio49, gpio50, gpio51]
- if:
properties:
function:
@ -337,6 +347,8 @@ examples:
interrupt-controller;
#interrupt-cells = <2>;
gpio-ranges = <&pinctrl 0 2 53>;
pcie1-rst-pins {
conf {
pins = "pcie_reset1";