github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-07-29 18:51:21 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: rockchip: Add the vdpu383 Video Decoder on rk3576

Browse Source 
Add the vdpu383 Video Decoder variant to the RK3576 device tree.

Also allow using the dedicated SRAM as a pool.

Signed-off-by: Detlev Casanova <detlev.casanova@collabora.com>
Link: https://patch.msgid.link/20251020212009.8852-3-detlev.casanova@collabora.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
This commit is contained in:
Detlev Casanova 2025-10-20 17:20:09 -04:00 committed by Heiko Stuebner
parent f61731bd60
commit da0de806d8
1 changed files with 36 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

36
arch/arm64/boot/dts/rockchip/rk3576.dtsi
View File

@ -1279,6 +1279,41 @@ gpu: gpu@27800000 {
status = "disabled"; status = "disabled";
}; };
vdec: video-codec@27b00000 {
compatible = "rockchip,rk3576-vdec";
reg = <0x0 0x27b00100 0x0 0x500>,
<0x0 0x27b00000 0x0 0x100>,
<0x0 0x27b00600 0x0 0x100>;
reg-names = "function", "link", "cache";
interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru ACLK_RKVDEC_ROOT>, <&cru HCLK_RKVDEC>,
<&cru ACLK_RKVDEC_ROOT_BAK>, <&cru CLK_RKVDEC_CORE>,
<&cru CLK_RKVDEC_HEVC_CA>;
clock-names = "axi", "ahb", "cabac", "core", "hevc_cabac";
assigned-clocks = <&cru ACLK_RKVDEC_ROOT>, <&cru CLK_RKVDEC_CORE>,
<&cru ACLK_RKVDEC_ROOT_BAK>, <&cru CLK_RKVDEC_HEVC_CA>;
assigned-clock-rates = <600000000>, <600000000>,
<500000000>, <1000000000>;
iommus = <&vdec_mmu>;
power-domains = <&power RK3576_PD_VDEC>;
resets = <&cru SRST_A_RKVDEC_BIU>, <&cru SRST_H_RKVDEC_BIU>,
<&cru SRST_H_RKVDEC>, <&cru SRST_RKVDEC_CORE>,
<&cru SRST_RKVDEC_HEVC_CA>;
reset-names = "axi", "ahb", "cabac", "core", "hevc_cabac";
sram = <&rkvdec_sram>;
};
vdec_mmu: iommu@27b00800 {
compatible = "rockchip,rk3576-iommu", "rockchip,rk3568-iommu";
reg = <0x0 0x27b00800 0x0 0x40>, <0x0 0x27b00900 0x0 0x40>;
interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru CLK_RKVDEC_CORE>, <&cru HCLK_RKVDEC>;
clock-names = "aclk", "iface";
power-domains = <&power RK3576_PD_VDEC>;
rockchip,disable-mmu-reset;
#iommu-cells = <0>;
};
vop: vop@27d00000 { vop: vop@27d00000 {
compatible = "rockchip,rk3576-vop"; compatible = "rockchip,rk3576-vop";
reg = <0x0 0x27d00000 0x0 0x3000>, <0x0 0x27d05000 0x0 0x1000>; reg = <0x0 0x27d00000 0x0 0x3000>, <0x0 0x27d05000 0x0 0x1000>;
@ -2684,6 +2719,7 @@ sram: sram@3ff88000 {
/* start address and size should be 4k align */ /* start address and size should be 4k align */
rkvdec_sram: rkvdec-sram@0 { rkvdec_sram: rkvdec-sram@0 {
reg = <0x0 0x78000>; reg = <0x0 0x78000>;
pool;
}; };
}; };