mirror of
https://github.com/torvalds/linux.git
synced 2026-06-05 21:15:53 +02:00
arm64: dts: rockchip: extent bus-ranges of PCIe for rk3399
In order to support multiple hierarchy of PCIe buses, for instance, PCIe switch, we need to extent bus-ranges to as max as possible. We have 32 regions and could support up to 31 buses except bus 0 for our root bridge. Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko@sntech.de>
This commit is contained in:
parent
b74a2e98dc
commit
d633becc58
|
|
@ -220,7 +220,7 @@ pcie0: pcie@f8000000 {
|
|||
#size-cells = <2>;
|
||||
#interrupt-cells = <1>;
|
||||
aspm-no-l0s;
|
||||
bus-range = <0x0 0x1>;
|
||||
bus-range = <0x0 0x1f>;
|
||||
clocks = <&cru ACLK_PCIE>, <&cru ACLK_PERF_PCIE>,
|
||||
<&cru PCLK_PCIE>, <&cru SCLK_PCIE_PM>;
|
||||
clock-names = "aclk", "aclk-perf",
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user