github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-11-06 21:58:01 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

gpio: tegra186: Add support for Tegra268

Browse Source 
Add support for the 3 GPIO controllers, main, AON and UPHY, that are
present on the Tegra268 device. Tegra268 has the same 3 GPIO controllers
as Tegra264, but a subset of the GPIOs. Therefore, we can re-use the
Tegra264 device-tree port definitions for Tegra268 and avoid duplicating
these.

Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Link: https://patch.msgid.link/20260828-tegra-tegra268-gpio-v1-2-317bd91295e2@nvidia.com
Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>
This commit is contained in:
Jon Hunter 2026-08-28 15:39:52 +01:00 committed by Bartosz Golaszewski
parent 884214495d
commit d5bc046876
1 changed files with 74 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

74
drivers/gpio/gpio-tegra186.c
View File

@ -1419,6 +1419,71 @@ static const struct tegra_gpio_soc tegra264_uphy_soc = {
.has_vm_support = true,
};
static const struct tegra_gpio_port tegra268_main_ports[] = {
TEGRA264_MAIN_GPIO_PORT(F, 3, 0, 8),
TEGRA264_MAIN_GPIO_PORT(G, 3, 1, 5),
TEGRA264_MAIN_GPIO_PORT(H, 1, 0, 8),
TEGRA264_MAIN_GPIO_PORT(J, 1, 1, 8),
TEGRA264_MAIN_GPIO_PORT(K, 1, 2, 8),
TEGRA264_MAIN_GPIO_PORT(L, 1, 3, 8),
TEGRA264_MAIN_GPIO_PORT(M, 1, 4, 2),
TEGRA264_MAIN_GPIO_PORT(P, 2, 0, 8),
TEGRA264_MAIN_GPIO_PORT(Q, 2, 1, 8),
TEGRA264_MAIN_GPIO_PORT(R, 2, 2, 8),
TEGRA264_MAIN_GPIO_PORT(S, 2, 3, 2),
TEGRA264_MAIN_GPIO_PORT(T, 0, 0, 7),
TEGRA264_MAIN_GPIO_PORT(U, 0, 1, 8),
TEGRA264_MAIN_GPIO_PORT(V, 0, 2, 8),
TEGRA264_MAIN_GPIO_PORT(W, 0, 3, 8),
TEGRA264_MAIN_GPIO_PORT(Y, 0, 5, 8),
TEGRA264_MAIN_GPIO_PORT(Z, 0, 6, 8),
TEGRA264_MAIN_GPIO_PORT(AL, 0, 4, 3),
};
static const struct tegra_gpio_soc tegra268_main_soc = {
.num_ports = ARRAY_SIZE(tegra268_main_ports),
.ports = tegra268_main_ports,
.name = "tegra268-gpio",
.instance = 0,
.num_irqs_per_bank = 8,
.has_vm_support = true,
};
static const struct tegra_gpio_port tegra268_aon_ports[] = {
TEGRA264_AON_GPIO_PORT(AA, 0, 0, 8),
TEGRA264_AON_GPIO_PORT(BB, 0, 1, 2),
TEGRA264_AON_GPIO_PORT(CC, 0, 2, 8),
TEGRA264_AON_GPIO_PORT(DD, 0, 3, 8),
TEGRA264_AON_GPIO_PORT(EE, 0, 4, 2)
};
static const struct tegra_gpio_soc tegra268_aon_soc = {
.num_ports = ARRAY_SIZE(tegra268_aon_ports),
.ports = tegra268_aon_ports,
.name = "tegra268-gpio-aon",
.instance = 1,
.num_irqs_per_bank = 8,
.has_gte = true,
.has_vm_support = true,
};
static const struct tegra_gpio_port tegra268_uphy_ports[] = {
TEGRA264_UPHY_GPIO_PORT(A, 0, 0, 6),
TEGRA264_UPHY_GPIO_PORT(B, 0, 1, 8),
TEGRA264_UPHY_GPIO_PORT(C, 0, 2, 3),
TEGRA264_UPHY_GPIO_PORT(D, 1, 0, 6),
TEGRA264_UPHY_GPIO_PORT(E, 1, 1, 4),
};
static const struct tegra_gpio_soc tegra268_uphy_soc = {
.num_ports = ARRAY_SIZE(tegra268_uphy_ports),
.ports = tegra268_uphy_ports,
.name = "tegra268-gpio-uphy",
.instance = 2,
.num_irqs_per_bank = 8,
.has_vm_support = true,
};
#define TEGRA256_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \
TEGRA_GPIO_PORT(TEGRA256_MAIN, _name, _bank, _port, _pins)
@ -1528,6 +1593,15 @@ static const struct of_device_id tegra186_gpio_of_match[] = {
}, {
.compatible = "nvidia,tegra264-gpio-uphy",
.data = &tegra264_uphy_soc
}, {
.compatible = "nvidia,tegra268-gpio",
.data = &tegra268_main_soc
}, {
.compatible = "nvidia,tegra268-gpio-aon",
.data = &tegra268_aon_soc
}, {
.compatible = "nvidia,tegra268-gpio-uphy",
.data = &tegra268_uphy_soc
}, {
/* sentinel */
}