github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-28 09:04:39 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

Renesas RZ/G3E XSPI and GBETH Core DT Binding Definitions

Browse Source 
XSPI and Gigabit Ethernet PTP reference core clock DT binding
 definitions for the Renesas RZ/G3E (R9A09G047) SoC, shared by driver and
 DT source files.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYKAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCaBz0aAAKCRCKwlD9ZEnx
 cFcSAPoC6UvKjSNjqSO7E7kvJalj0Me2ulS4W/ajYx425xz6vgEA0wna1n4fhs6j
 kucdgGvY3aOet2goBCdVSoRiP/rF/Qk=
 =d8LY
 -----END PGP SIGNATURE-----

Merge tag 'renesas-r9a09g047-dt-binding-defs-tag3' into renesas-clk-for-v6.16

Renesas RZ/G3E XSPI and GBETH Core DT Binding Definitions

XSPI and Gigabit Ethernet PTP reference core clock DT binding
definitions for the Renesas RZ/G3E (R9A09G047) SoC, shared by driver and
DT source files.
This commit is contained in:
Geert Uytterhoeven 2025-05-08 20:17:14 +02:00
commit d4da08ea37
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
include/dt-bindings/clock/renesas,r9a09g047-cpg.h
View File

@ -17,5 +17,8 @@
#define R9A09G047_CM33_CLK0 6
#define R9A09G047_CST_0_SWCLKTCK 7
#define R9A09G047_IOTOP_0_SHCLK 8
#define R9A09G047_SPI_CLK_SPI 9
#define R9A09G047_GBETH_0_CLK_PTP_REF_I 10
#define R9A09G047_GBETH_1_CLK_PTP_REF_I 11
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G047_CPG_H__ */