mirror of
https://github.com/torvalds/linux.git
synced 2026-06-05 13:06:59 +02:00
riscv: dts: sophgo: Add LicheeRV Nano board device tree
LicheeRV Nano B [1] is an embedded development platform based on the SOPHGO SG2002 chip, the B(ase) version is deprived of Wifi/Bluetooth and Ethernet. Add only support for UART and SDHCI. Link: https://wiki.sipeed.com/hardware/en/lichee/RV_Nano/1_intro.html [1] Signed-off-by: Thomas Bonnefille <thomas.bonnefille@bootlin.com> Reviewed-by: Inochi Amaoto <inochiama@gmail.com> Link: https://lore.kernel.org/r/20241010-sg2002-v5-2-a0f2e582b932@bootlin.com Signed-off-by: Inochi Amaoto <inochiama@gmail.com> Signed-off-by: Chen Wang <unicorn_wang@outlook.com>
This commit is contained in:
parent
93b61555f5
commit
d32552307b
|
|
@ -1,4 +1,5 @@
|
|||
# SPDX-License-Identifier: GPL-2.0
|
||||
dtb-$(CONFIG_ARCH_SOPHGO) += cv1800b-milkv-duo.dtb
|
||||
dtb-$(CONFIG_ARCH_SOPHGO) += cv1812h-huashan-pi.dtb
|
||||
dtb-$(CONFIG_ARCH_SOPHGO) += sg2002-licheerv-nano-b.dtb
|
||||
dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-milkv-pioneer.dtb
|
||||
|
|
|
|||
95
arch/riscv/boot/dts/sophgo/sg2002-licheerv-nano-b.dts
Normal file
95
arch/riscv/boot/dts/sophgo/sg2002-licheerv-nano-b.dts
Normal file
|
|
@ -0,0 +1,95 @@
|
|||
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
||||
/*
|
||||
* Copyright (C) 2024 Thomas Bonnefille <thomas.bonnefille@bootlin.com>
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
|
||||
#include "sg2002.dtsi"
|
||||
|
||||
/ {
|
||||
model = "LicheeRV Nano B";
|
||||
compatible = "sipeed,licheerv-nano-b", "sipeed,licheerv-nano", "sophgo,sg2002";
|
||||
|
||||
aliases {
|
||||
gpio0 = &gpio0;
|
||||
gpio1 = &gpio1;
|
||||
gpio2 = &gpio2;
|
||||
gpio3 = &gpio3;
|
||||
serial0 = &uart0;
|
||||
serial1 = &uart1;
|
||||
serial2 = &uart2;
|
||||
serial3 = &uart3;
|
||||
serial4 = &uart4;
|
||||
};
|
||||
|
||||
chosen {
|
||||
stdout-path = "serial0:115200n8";
|
||||
};
|
||||
};
|
||||
|
||||
&osc {
|
||||
clock-frequency = <25000000>;
|
||||
};
|
||||
|
||||
&pinctrl {
|
||||
uart0_cfg: uart0-cfg {
|
||||
uart0-pins {
|
||||
pinmux = <PINMUX(PIN_UART0_TX, 0)>,
|
||||
<PINMUX(PIN_UART0_RX, 0)>;
|
||||
bias-pull-up;
|
||||
drive-strength-microamp = <10800>;
|
||||
power-source = <3300>;
|
||||
};
|
||||
};
|
||||
|
||||
sdhci0_cfg: sdhci0-cfg {
|
||||
sdhci0-clk-pins {
|
||||
pinmux = <PINMUX(PIN_SD0_CLK, 0)>;
|
||||
bias-pull-up;
|
||||
drive-strength-microamp = <16100>;
|
||||
power-source = <3300>;
|
||||
};
|
||||
|
||||
sdhci0-cmd-pins {
|
||||
pinmux = <PINMUX(PIN_SD0_CMD, 0)>;
|
||||
bias-pull-up;
|
||||
drive-strength-microamp = <10800>;
|
||||
power-source = <3300>;
|
||||
};
|
||||
|
||||
sdhci0-data-pins {
|
||||
pinmux = <PINMUX(PIN_SD0_D0, 0)>,
|
||||
<PINMUX(PIN_SD0_D1, 0)>,
|
||||
<PINMUX(PIN_SD0_D2, 0)>,
|
||||
<PINMUX(PIN_SD0_D3, 0)>;
|
||||
bias-pull-up;
|
||||
drive-strength-microamp = <10800>;
|
||||
power-source = <3300>;
|
||||
};
|
||||
|
||||
sdhci0-cd-pins {
|
||||
pinmux = <PINMUX(PIN_SD0_CD, 0)>;
|
||||
bias-pull-up;
|
||||
drive-strength-microamp = <10800>;
|
||||
power-source = <3300>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&sdhci0 {
|
||||
pinctrl-0 = <&sdhci0_cfg>;
|
||||
pinctrl-names = "default";
|
||||
status = "okay";
|
||||
bus-width = <4>;
|
||||
no-1-8-v;
|
||||
no-mmc;
|
||||
no-sdio;
|
||||
disable-wp;
|
||||
};
|
||||
|
||||
&uart0 {
|
||||
pinctrl-0 = <&uart0_cfg>;
|
||||
pinctrl-names = "default";
|
||||
status = "okay";
|
||||
};
|
||||
Loading…
Reference in New Issue
Block a user