github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-28 17:13:52 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

PCI/AER: Replace PCIEAER_CXL symbol with CXL_RAS

Browse Source 
One of the primary reasons for the CXL driver to exist is to perform error
handling. If both PCIEAER and CXL are enabled then light up CXL error
handling as well. Now that all RAS handling is moved under the CXL_RAS
symbol, drop the previous PCIEAER_CXL symbol.

Reviewed-by: Terry Bowman <terry.bowman@amd.com>
Reviewed-by: Dave Jiang <dave.jiang@intel.com>
Reviewed-by: Jonathan Cameron <jonathan.cameron@huawei.com>
Link: https://patch.msgid.link/20260114182055.46029-14-terry.bowman@amd.com
Acked-by: Bjorn Helgaas <bhelgaas@google.com>
Signed-off-by: Dan Williams <dan.j.williams@intel.com>
Signed-off-by: Dave Jiang <dave.jiang@intel.com>
This commit is contained in:
Dan Williams 2026-01-14 12:20:34 -06:00 committed by Dave Jiang
parent 7ff8b1d608
commit d18f1b7bea
2 changed files with 1 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/cxl/Kconfig
View File

@ -235,6 +235,6 @@ config CXL_MCE
config CXL_RAS
def_bool y
depends on ACPI_APEI_GHES && PCIEAER && CXL_PCI
depends on ACPI_APEI_GHES && PCIEAER && CXL_BUS
endif

9
drivers/pci/pcie/Kconfig
View File

@ -49,15 +49,6 @@ config PCIEAER_INJECT
gotten from:
https://github.com/intel/aer-inject.git
config PCIEAER_CXL
bool "PCI Express CXL RAS support"
default y
depends on PCIEAER && CXL_PCI
help
Enables CXL error handling.
If unsure, say Y.
#
# PCI Express ECRC
#