mirror of
https://github.com/torvalds/linux.git
synced 2026-07-29 18:51:21 +02:00
arm64: dts: imx93-var-som-symphony: enable UART7
Enable UART7 on the Symphony carrier board and add its pinctrl configuration. Signed-off-by: Stefano Radaelli <stefano.r@variscite.com> Signed-off-by: Frank Li <Frank.Li@nxp.com>
This commit is contained in:
parent
6dc737d7da
commit
cca15b4590
|
|
@ -35,6 +35,7 @@ aliases {
|
|||
serial3 = &lpuart4;
|
||||
serial4 = &lpuart5;
|
||||
serial5 = &lpuart6;
|
||||
serial6 = &lpuart7;
|
||||
};
|
||||
|
||||
|
||||
|
|
@ -305,6 +306,12 @@ &lpuart6 {
|
|||
status = "okay";
|
||||
};
|
||||
|
||||
&lpuart7 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_uart7>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&usbotg1 {
|
||||
dr_mode = "otg";
|
||||
hnp-disable;
|
||||
|
|
@ -441,6 +448,13 @@ MX93_PAD_GPIO_IO04__LPUART6_TX 0x31e
|
|||
>;
|
||||
};
|
||||
|
||||
pinctrl_uart7: uart7grp {
|
||||
fsl,pins = <
|
||||
MX93_PAD_GPIO_IO09__LPUART7_RX 0x31e
|
||||
MX93_PAD_GPIO_IO08__LPUART7_TX 0x31e
|
||||
>;
|
||||
};
|
||||
|
||||
pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
|
||||
fsl,pins = <
|
||||
MX93_PAD_GPIO_IO18__GPIO2_IO18 0x31e
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user