mirror of
https://github.com/torvalds/linux.git
synced 2026-06-08 14:42:37 +02:00
clk: meson: axg: spread spectrum is on mpll2
[ Upstream commitdc4e62d373] After testing, it appears that the SSEN bit controls the spread spectrum function on MPLL2, not MPLL0. Fixes:78b4af312f("clk: meson-axg: add clock controller drivers") Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
3dffd74823
commit
cbd69e7ae1
|
|
@ -461,11 +461,6 @@ static struct clk_regmap axg_mpll0_div = {
|
|||
.shift = 16,
|
||||
.width = 9,
|
||||
},
|
||||
.ssen = {
|
||||
.reg_off = HHI_MPLL_CNTL,
|
||||
.shift = 25,
|
||||
.width = 1,
|
||||
},
|
||||
.misc = {
|
||||
.reg_off = HHI_PLL_TOP_MISC,
|
||||
.shift = 0,
|
||||
|
|
@ -560,6 +555,11 @@ static struct clk_regmap axg_mpll2_div = {
|
|||
.shift = 16,
|
||||
.width = 9,
|
||||
},
|
||||
.ssen = {
|
||||
.reg_off = HHI_MPLL_CNTL,
|
||||
.shift = 25,
|
||||
.width = 1,
|
||||
},
|
||||
.misc = {
|
||||
.reg_off = HHI_PLL_TOP_MISC,
|
||||
.shift = 2,
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user