github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-06-07 22:14:04 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

net: phy: rk630phy: Read txlevel from efuse

Browse Source 
Add the function of reading efuse txlevel, if it cannot be read,
use the default value.

Signed-off-by: David Wu <david.wu@rock-chips.com>
Change-Id: I1d92f139312e0ea67f96017cac2370fe00a7de31
This commit is contained in:
David Wu 2022-04-09 15:29:22 +08:00 committed by Tao Huang
parent afac3d7850
commit c6e9fc1900
1 changed files with 47 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

50
drivers/net/phy/rk630phy.c
View File

@ -16,6 +16,7 @@
#include <linux/mfd/core.h>
#include <linux/mii.h>
#include <linux/netdevice.h>
#include <linux/nvmem-consumer.h>
#include <linux/of_irq.h>
#include <linux/phy.h>
#include <linux/platform_device.h>
@ -63,16 +64,52 @@
* Addr: 1 --- RK630@S40
* 2 --- RV1106@T22
*/
#define PHY_ADDR_S40 1
#define PHY_ADDR_T22 2
#define PHY_ADDR_S40 1
#define PHY_ADDR_T22 2
#define T22_TX_LEVEL_100M 0x2d
#define T22_TX_LEVEL_10M 0x32
struct rk630_phy_priv {
struct phy_device *phydev;
bool ieee;
int wol_irq;
struct wake_lock wol_wake_lock;
int tx_level_100M;
int tx_level_10M;
};
static void rk630_phy_t22_get_tx_level_from_efuse(struct phy_device *phydev)
{
struct rk630_phy_priv *priv = phydev->priv;
unsigned int tx_level_100M = T22_TX_LEVEL_100M;
unsigned int tx_level_10M = T22_TX_LEVEL_10M;
unsigned char *efuse_buf;
struct nvmem_cell *cell;
int len;
cell = nvmem_cell_get(&phydev->mdio.dev, "txlevel");
if (IS_ERR(cell)) {
phydev_err(phydev, "failed to get txlevel cell: %ld, use default\n",
PTR_ERR(cell));
} else {
efuse_buf = nvmem_cell_read(cell, &len);
nvmem_cell_put(cell);
if (!IS_ERR(efuse_buf)) {
if (len == 2 && efuse_buf[0] > 0 && efuse_buf[1] > 0) {
tx_level_100M = efuse_buf[0];
tx_level_10M = efuse_buf[1];
}
kfree(efuse_buf);
} else {
phydev_err(phydev, "failed to get efuse buf, use default\n");
}
}
priv->tx_level_100M = tx_level_100M;
priv->tx_level_10M = tx_level_10M;
}
static void rk630_phy_wol_enable(struct phy_device *phydev)
{
struct net_device *ndev = phydev->attached_dev;
@ -166,6 +203,8 @@ static void rk630_phy_s40_config_init(struct phy_device *phydev)
static void rk630_phy_t22_config_init(struct phy_device *phydev)
{
struct rk630_phy_priv *priv = phydev->priv;
/* Switch to page 1 */
phy_write(phydev, REG_PAGE_SEL, 0x0100);
/* Disable APS */
@ -182,8 +221,13 @@ static void rk630_phy_t22_config_init(struct phy_device *phydev)
phy_write(phydev, REG_PAGE6_GAIN_ANONTROL, 0x0400);
/* PHYAFE EQ optimization */
phy_write(phydev, REG_PAGE6_AFE_TX_CTRL, 0x1088);
if (priv->tx_level_100M <= 0 || priv->tx_level_10M <= 0)
rk630_phy_t22_get_tx_level_from_efuse(phydev);
/* PHYAFE TX optimization */
phy_write(phydev, REG_PAGE6_AFE_DRIVER2, 0x3030);
phy_write(phydev, REG_PAGE6_AFE_DRIVER2,
(priv->tx_level_100M << 8) | priv->tx_level_10M);
/* PHYAFE CP current optimization */
phy_write(phydev, REG_PAGE6_CP_CURRENT, 0x0575);
/* ADC OP BIAS optimization */