mirror of
https://github.com/torvalds/linux.git
synced 2026-05-28 00:53:34 +02:00
drm/i915/lnl+/tc: Use the cached max lane count value
Use the cached max lane count value on LNL+, to account for scenarios
where this value is queried after the HW cleared the corresponding pin
assignment value in the TCSS_DDI_STATUS register after the sink got
disconnected.
For consistency, follow-up changes will use the cached max lane count
value on other platforms as well and will also cache the pin assignment
value in a similar way.
Cc: stable@vger.kernel.org # v6.8+
Reported-by: Charlton Lin <charlton.lin@intel.com>
Tested-by: Khaled Almahallawy <khaled.almahallawy@intel.com>
Reviewed-by: Mika Kahola <mika.kahola@intel.com>
Signed-off-by: Imre Deak <imre.deak@intel.com>
Link: https://lore.kernel.org/r/20250811080152.906216-5-imre.deak@intel.com
(cherry picked from commit afc4e84388)
Signed-off-by: Tvrtko Ursulin <tursulin@ursulin.net>
This commit is contained in:
parent
c87514a0bb
commit
c5c2b4b384
|
|
@ -395,12 +395,16 @@ static void read_pin_configuration(struct intel_tc_port *tc)
|
|||
|
||||
int intel_tc_port_max_lane_count(struct intel_digital_port *dig_port)
|
||||
{
|
||||
struct intel_display *display = to_intel_display(dig_port);
|
||||
struct intel_tc_port *tc = to_tc_port(dig_port);
|
||||
|
||||
if (!intel_encoder_is_tc(&dig_port->base))
|
||||
return 4;
|
||||
|
||||
return get_max_lane_count(tc);
|
||||
if (DISPLAY_VER(display) < 20)
|
||||
return get_max_lane_count(tc);
|
||||
|
||||
return tc->max_lane_count;
|
||||
}
|
||||
|
||||
void intel_tc_port_set_fia_lane_count(struct intel_digital_port *dig_port,
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user