github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-08-02 13:22:02 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: imx94: add basic NETC related nodes

Browse Source 
The NETC related nodes for i.MX94, this NETC has two PCIe buses, the bus
0 has 1 ENETC instance, one PTP timer, one RCEC and a switch, currently,
the switch is not added due to the DT binding and the driver is not
ready at the moment. The bus 1 has three ENETC instances, 2 PTP timers,
1 RCEC and one EMDIO.

Signed-off-by: Wei Fang <wei.fang@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Wei Fang 2025-11-16 09:35:57 +08:00 committed by Shawn Guo
parent 4688fd527c
commit c3ea38980a
1 changed files with 138 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

138
arch/arm64/boot/dts/freescale/imx94.dtsi
View File

@ -1191,6 +1191,144 @@ wdog3: watchdog@49220000 {
};
};
netc_blk_ctrl: system-controller@4ceb0000 {
compatible = "nxp,imx94-netc-blk-ctrl";
reg = <0x0 0x4ceb0000 0x0 0x10000>,
<0x0 0x4cec0000 0x0 0x10000>,
<0x0 0x4c810000 0x0 0x7C>;
reg-names = "ierb", "prb", "netcmix";
ranges;
#address-cells = <2>;
#size-cells = <2>;
clocks = <&scmi_clk IMX94_CLK_ENET>;
clock-names = "ipg";
power-domains = <&scmi_devpd IMX94_PD_NETC>;
status = "disabled";
netc_bus0: pcie@4ca00000 {
compatible = "pci-host-ecam-generic";
reg = <0x0 0x4ca00000 0x0 0x100000>;
#address-cells = <3>;
#size-cells = <2>;
device_type = "pci";
linux,pci-domain = <0>;
bus-range = <0x0 0x0>;
msi-map = <0x00 &its 0x68 0x1>, //ENETC3 PF
<0x01 &its 0x61 0x1>, //Timer0
<0x02 &its 0x64 0x1>, //Switch
<0x40 &its 0x69 0x1>, //ENETC3 VF0
<0x80 &its 0x6a 0x1>, //ENETC3 VF1
<0xC0 &its 0x6b 0x1>; //ENETC3 VF2
/* Switch BAR0 - non-prefetchable memory */
ranges = <0x02000000 0x0 0x4cc00000 0x0 0x4cc00000 0x0 0x80000
/* ENETC 3 and Timer 0 BAR0 - non-prefetchable memory */
0x02000000 0x0 0x4cd40000 0x0 0x4cd40000 0x0 0x60000
/* Switch and Timer 0 BAR2 - prefetchable memory */
0x42000000 0x0 0x4ce00000 0x0 0x4ce00000 0x0 0x20000
/* ENETC 3 VF0-2 BAR0 - non-prefetchable memory */
0x02000000 0x0 0x4ce50000 0x0 0x4ce50000 0x0 0x30000
/* ENETC 3 VF0-2 BAR2 - prefetchable memory */
0x42000000 0x0 0x4ce80000 0x0 0x4ce80000 0x0 0x30000>;
#interrupt-cells = <1>;
interrupt-map-mask = <0 0 0 7>;
interrupt-map = <0000 0 0 1 &gic 0 0
GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
enetc3: ethernet@0,0 {
compatible = "pci1131,e110";
reg = <0x0 0 0 0 0>;
phy-mode = "internal";
status = "disabled";
fixed-link {
speed = <2500>;
full-duplex;
pause;
};
};
netc_timer0: ptp-timer@0,1 {
compatible = "pci1131,ee02";
reg = <0x100 0 0 0 0>;
status = "disabled";
};
rcec@1,0 {
reg = <0x800 0 0 0 0>;
interrupts = <1>;
};
};
netc_bus1: pcie@4cb00000 {
compatible = "pci-host-ecam-generic";
reg = <0x0 0x4cb00000 0x0 0x100000>;
#address-cells = <3>;
#size-cells = <2>;
device_type = "pci";
linux,pci-domain = <1>;
bus-range = <0x1 0x1>;
msi-map = <0x100 &its 0x65 0x1>, //ENETC0 PF
<0x101 &its 0x62 0x1>, //Timer1
<0x140 &its 0x66 0x1>, //ENETC1 PF
<0x180 &its 0x67 0x1>, //ENETC2 PF
<0x181 &its 0x63 0x1>, //Timer2
<0x1C0 &its 0x60 0x1>; //EMDIO
/* ENETC 0-2 BAR0 - non-prefetchable memory */
ranges = <0x02000000 0x0 0x4cC80000 0x0 0x4cc80000 0x0 0xc0000
/* Timer 1-2 and EMDIO BAR0 - non-prefetchable memory */
0x02000000 0x0 0x4cda0000 0x0 0x4cda0000 0x0 0x60000
/* Timer 1-2 and EMDIO BAR2 - prefetchable memory */
0x42000000 0x0 0x4ce20000 0x0 0x4ce20000 0x0 0x30000>;
#interrupt-cells = <1>;
interrupt-map-mask = <0 0 0 7>;
interrupt-map = <0000 0 0 1 &gic 0 0
GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
enetc0: ethernet@0,0 {
compatible = "pci1131,e101";
reg = <0x10000 0 0 0 0>;
status = "disabled";
};
netc_timer1: ptp-timer@0,1 {
compatible = "pci1131,ee02";
reg = <0x10100 0 0 0 0>;
status = "disabled";
};
rcec@1,0 {
reg = <0x10800 0 0 0 0>;
interrupts = <1>;
};
enetc1: ethernet@8,0 {
compatible = "pci1131,e101";
reg = <0x14000 0 0 0 0>;
status = "disabled";
};
enetc2: ethernet@10,0 {
compatible = "pci1131,e101";
reg = <0x18000 0 0 0 0>;
status = "disabled";
};
netc_timer2: ptp-timer@10,1 {
compatible = "pci1131,ee02";
reg = <0x18100 0 0 0 0>;
status = "disabled";
};
netc_emdio: mdio@18,0 {
compatible = "pci1131,ee00";
reg = <0x1c000 0 0 0 0>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
};
};
ddr-pmu@4e090dc0 {
compatible = "fsl,imx94-ddr-pmu", "fsl,imx93-ddr-pmu";
reg = <0x0 0x4e090dc0 0x0 0x200>;