mirror of
https://github.com/torvalds/linux.git
synced 2026-06-10 07:32:29 +02:00
arm64: dts: rockchip: rk3588s: Init PPLL to 1.1G
PPLL 1.1G with pcie2 comboPHY TS3 can get better signal. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Change-Id: I6af09906be88e7568b474b806161c3e1d6cd936e
This commit is contained in:
parent
de7d060208
commit
c231916b68
|
|
@ -2118,7 +2118,7 @@ cru: clock-controller@fd7c0000 {
|
|||
<&cru ACLK_BUS_ROOT>, <&cru CLK_150M_SRC>,
|
||||
<&cru CLK_GPU>;
|
||||
assigned-clock-rates =
|
||||
<100000000>, <786432000>,
|
||||
<1100000000>, <786432000>,
|
||||
<850000000>, <1188000000>,
|
||||
<702000000>,
|
||||
<400000000>, <500000000>,
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user