github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-25 23:52:08 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

arm64: dts: renesas: r8a779g0: Add ISP core function block

Browse Source 
All ISP instances on V4H have both a channel select and core function
block, describe the core region in addition to the existing cs region.

Signed-off-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Reviewed-by: Jacopo Mondi <jacopo.mondi@ideasonboard.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/20250423163113.2961049-4-niklas.soderlund+renesas@ragnatech.se
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Niklas Söderlund 2025-04-23 18:31:09 +02:00 committed by Geert Uytterhoeven
parent 02e95521f3
commit c1f22633c2
1 changed files with 22 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
arch/arm64/boot/dts/renesas/r8a779g0.dtsi
View File

@ -2277,13 +2277,20 @@ du_out_dsi1: endpoint {
isp0: isp@fed00000 {
compatible = "renesas,r8a779g0-isp",
"renesas,rcar-gen4-isp";
reg = <0 0xfed00000 0 0x10000>;
interrupts = <GIC_SPI 473 IRQ_TYPE_LEVEL_LOW>;
clocks = <&cpg CPG_MOD 612>;
reg = <0 0xfed00000 0 0x10000>, <0 0xfec00000 0 0x100000>;
reg-names = "cs", "core";
interrupts = <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "cs", "core";
clocks = <&cpg CPG_MOD 612>, <&cpg CPG_MOD 16>;
clock-names = "cs", "core";
power-domains = <&sysc R8A779G0_PD_A3ISP0>;
resets = <&cpg 612>;
resets = <&cpg 612>, <&cpg 16>;
reset-names = "cs", "core";
status = "disabled";
renesas,vspx = <&vspx0>;
ports {
#address-cells = <1>;
#size-cells = <0>;
@ -2361,13 +2368,20 @@ isp0vin07: endpoint {
isp1: isp@fed20000 {
compatible = "renesas,r8a779g0-isp",
"renesas,rcar-gen4-isp";
reg = <0 0xfed20000 0 0x10000>;
interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_LOW>;
clocks = <&cpg CPG_MOD 613>;
reg = <0 0xfed20000 0 0x10000>, <0 0xfee00000 0 0x100000>;
reg-names = "cs", "core";
interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 476 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "cs", "core";
clocks = <&cpg CPG_MOD 613>, <&cpg CPG_MOD 17>;
clock-names = "cs", "core";
power-domains = <&sysc R8A779G0_PD_A3ISP1>;
resets = <&cpg 613>;
resets = <&cpg 613>, <&cpg 17>;
reset-names = "cs", "core";
status = "disabled";
renesas,vspx = <&vspx1>;
ports {
#address-cells = <1>;
#size-cells = <0>;