github-mirror/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-05-29 17:43:52 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity Graph

dt-bindings: clock: tmpv770x: Add VIIF clocks

Browse Source 
Add clock and reset identifiers for the Video Input Interface.
These identifiers support two instances: VIIF0 and VIIF1.

Signed-off-by: Yuji Ishikawa <yuji2.ishikawa@toshiba.co.jp>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
Yuji Ishikawa 2025-11-14 16:05:11 +09:00 committed by Stephen Boyd
parent d10f26a7ab
commit beeff790c5
No known key found for this signature in database
GPG Key ID: AD028897C6E49525
2 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
include/dt-bindings/clock/toshiba,tmpv770x.h
View File

@ -140,6 +140,9 @@
#define TMPV770X_CLK_PIREFCLK 124
#define TMPV770X_CLK_SBUS 125
#define TMPV770X_CLK_BUSLCK 126
#define TMPV770X_CLK_VIIFBS1_L2ISP 127
#define TMPV770X_CLK_VIIFBS1_L1ISP 128
#define TMPV770X_CLK_VIIFBS1_PROC 129
/* Reset */
#define TMPV770X_RESET_PIETHER_2P5M 0
@ -174,5 +177,13 @@
#define TMPV770X_RESET_PIPCMIF 29
#define TMPV770X_RESET_PICKMON 30
#define TMPV770X_RESET_SBUSCLK 31
#define TMPV770X_RESET_VIIFBS0 32
#define TMPV770X_RESET_VIIFBS0_APB 33
#define TMPV770X_RESET_VIIFBS0_L2ISP 34
#define TMPV770X_RESET_VIIFBS0_L1ISP 35
#define TMPV770X_RESET_VIIFBS1 36
#define TMPV770X_RESET_VIIFBS1_APB 37
#define TMPV770X_RESET_VIIFBS1_L2ISP 38
#define TMPV770X_RESET_VIIFBS1_L1ISP 39
#endif /*_DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_ */

8
include/dt-bindings/reset/toshiba,tmpv770x.h
View File

@ -36,5 +36,13 @@
#define TMPV770X_RESET_PIPCMIF 29
#define TMPV770X_RESET_PICKMON 30
#define TMPV770X_RESET_SBUSCLK 31
#define TMPV770X_RESET_VIIFBS0 32
#define TMPV770X_RESET_VIIFBS0_APB 33
#define TMPV770X_RESET_VIIFBS0_L2ISP 34
#define TMPV770X_RESET_VIIFBS0_L1ISP 35
#define TMPV770X_RESET_VIIFBS1 36
#define TMPV770X_RESET_VIIFBS1_APB 37
#define TMPV770X_RESET_VIIFBS1_L2ISP 38
#define TMPV770X_RESET_VIIFBS1_L1ISP 39
#endif /*_DT_BINDINGS_RESET_TOSHIBA_TMPV770X_H_ */