mirror of
https://github.com/torvalds/linux.git
synced 2026-06-06 05:27:07 +02:00
iommu/arm-smmu: disable PRR on SM8250
On SM8250 / QRB5165-RB5 using PRR bits resets the device, most likely
because of the hyp limitations. Disable PRR support on that platform.
Fixes: 7f2ef1bfc7 ("iommu/arm-smmu: Add support for PRR bit setup")
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Reviewed-by: Akhil P Oommen <akhilpo@oss.qualcomm.com>
Reviewed-by: Rob Clark <robin.clark@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20250705-iommu-fix-prr-v2-1-406fecc37cf8@oss.qualcomm.com
Signed-off-by: Will Deacon <will@kernel.org>
This commit is contained in:
parent
49f42634e8
commit
b9bb7e814c
|
|
@ -355,7 +355,8 @@ static int qcom_adreno_smmu_init_context(struct arm_smmu_domain *smmu_domain,
|
|||
priv->set_prr_addr = NULL;
|
||||
|
||||
if (of_device_is_compatible(np, "qcom,smmu-500") &&
|
||||
of_device_is_compatible(np, "qcom,adreno-smmu")) {
|
||||
!of_device_is_compatible(np, "qcom,sm8250-smmu-500") &&
|
||||
of_device_is_compatible(np, "qcom,adreno-smmu")) {
|
||||
priv->set_prr_bit = qcom_adreno_smmu_set_prr_bit;
|
||||
priv->set_prr_addr = qcom_adreno_smmu_set_prr_addr;
|
||||
}
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user