mirror of
https://github.com/torvalds/linux.git
synced 2026-06-01 02:53:36 +02:00
ARM: dts: meson8b: ec100: enable the Ethernet PHY interrupt
The INTR32 pin of the IP101GR Ethernet PHY is routed to the GPIOH_3 pad on the SoC. Enable the interrupt function of the PHY's INTR32 pin to switch it from it's default "receive error" mode to "interrupt pin" mode. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com>
This commit is contained in:
parent
e7e871b50f
commit
b7d10841e5
|
|
@ -169,6 +169,10 @@ mdio {
|
|||
eth_phy0: ethernet-phy@0 {
|
||||
/* IC Plus IP101A/G (0x02430c54) */
|
||||
reg = <0>;
|
||||
icplus,select-interrupt;
|
||||
interrupt-parent = <&gpio_intc>;
|
||||
/* GPIOH_3 */
|
||||
interrupts = <17 IRQ_TYPE_LEVEL_LOW>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user